EP0694899B1 - Display device adapted to display video signals from different video standards - Google Patents
Display device adapted to display video signals from different video standards Download PDFInfo
- Publication number
- EP0694899B1 EP0694899B1 EP19950305079 EP95305079A EP0694899B1 EP 0694899 B1 EP0694899 B1 EP 0694899B1 EP 19950305079 EP19950305079 EP 19950305079 EP 95305079 A EP95305079 A EP 95305079A EP 0694899 B1 EP0694899 B1 EP 0694899B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- lines
- video signal
- display panel
- display device
- standard
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2340/00—Aspects of display data processing
- G09G2340/04—Changes in size, position or resolution of an image
- G09G2340/0407—Resolution change, inclusive of the use of different resolutions for different screen areas
- G09G2340/0414—Vertical resolution change
Definitions
- the present invention relates to a display device which comprises a display panel, a decoder/driver for supplying a video signal thereto, and a timing generator for controlling the driving of the display panel. And more particularly, the invention relates to a display device capable of inputting a video signal, which conforms with the PAL standard, to a display panel designed in conformity with, e.g., the NTSC standard.
- some other systems have been adopted in foreign countries, such as the PAL standard and the SECAM standard used in Europe.
- the PAL system for example, one frame is composed of 625 lines.
- EP 0,408,347-A discloses a display device in accordance with the pre-characterising portion of claim 1.
- this display device when lines of a video signal are thinned out to be reduced at a predetermined rate in case a video signal of the PAL system for example is inputted to a display panel designed for the NTSC system, different lines are thinned out to be reduced every field to consequently alleviate an undesired phenomenon that the video image is seen to be discontinuous.
- a display device comprising:
- the display panel has a plurality of pixels arranged to form a matrix in conformity with the NTSC standard of a first video signal composed of 525 lines.
- the signal source inputs to the display panel a second video signal of 625 lines conforming with the PAL standard.
- the timing means reduces surplus lines at a rate of one per six or seven lines while changing the positions of the lines to be reduced.
- the timing means alternately interchanges the positions of the lines reduced in a first field and a second field.
- the timing means may be so modified as to cyclically shift the positions of the lines reduced in each cycle consisting of three or more fields.
- an active matrix liquid crystal display panel which has a plurality of pixels each comprising a pixel electrode, a counter electrode disposed opposite to the pixel electrode with a gap, a liquid crystal held in the gap, and a switching element for driving the pixel electrode.
- Fig. 1 is a block diagram showing a basic constitution of the display device according to the present invention.
- this display device comprises a display panel 1, a signal source for supplying a video signal thereto, and a timing means for controlling the driving of the display panel 1.
- a decoder/driver 2 is employed as the signal source, and a combination of a timing generator 3 and a line reduction sequencer 3a is employed as the timing means.
- the display panel 1 has a plurality of pixels 4, a vertical driving circuit 5 and a horizontal driving circuit 6.
- the plurality of pixels 4 are arranged to form a matrix in conformity with the standard (e.g., NTSC standard) of a first video signal including a predetermined number of lines per field.
- the vertical driving circuit 5 sequentially selects the pixels of one row, and the horizontal driving circuit 6 writes a video signal of one line in the selected pixels of one row.
- the decoder/driver 2 is capable of inputting to the display panel 1 a second video signal whose number of lines per field is greater than that of the first video signal.
- the timing generator 3 controls the timing of the sequential selection performed by the vertical driving circuit 5 and reduces, at a predetermined rate, surplus lines included in the second video signal inputted to the display panel 1.
- One of the characteristic requisites of the present invention is such that the line reduction sequencer 3a controls the timing generator 3 in such a manner as to change the positions of the lines to be reduced every field. More specifically, the line reduction sequencer 3a supplies to the timing generator 3 a reduction sequence signal which designates the positions of lines to be reduced every field. And in response to the reduction sequence signal, the timing generator 3 halts the operations of both the vertical driving circuit 5 and the horizontal driving circuit 6 under control to thereby interrupt display of the relevant line.
- the display panel 1 has a plurality of pixels arranged to form a matrix in conformity with the NTSC standard of a first video signal composed of 525 lines.
- the decoder/driver 2 inputs to the display panel 1 a second video signal of 625 lines conforming with the PAL standard.
- the timing generator 3 reduces surplus lines at a rate of one per six or seven lines.
- the line reduction sequencer 3a supplies a predetermined reduction sequence signal to the timing generator 3 and reduces the surplus lines while changing the positions thereof every field.
- the display panel 1 is equipped with a screen conforming with the NTSC standard. And a multiplicity of pixels 4 are arranged to form a matrix on this screen.
- the display panel 1 performs its ordinary display operation when a video signal of the NTSC standard is inputted thereto, or performs predetermined reduction display driving when a video signal Vsig of the PAL standard is inputted.
- the display panel 1 is of full color type and receives a video signal Vsig separated into three primary colors R, G and B.
- the display panel 1 has a vertical driving circuit 5 to sequentially select the pixels 4 row by row, and also has a horizontal driving circuit 6 to write the video signal Vsig of one line (one horizontal period) in the selected pixels 4 of one row.
- the vertical driving circuit 5 performs an operation of reducing a predetermined number of surplus lines from the video signal Vsig of the PAL standard under timing control and then displays the signal thus processed.
- the decoder/driver 2 has a decoder section to receive a supply voltage of, e.g., 5V and a driver section to receive a supply voltage of 12V.
- the decoder section decodes a composite video signal VIDEO inputted from an external device and extracts a luminance signal and a chroma signal therefrom while transferring to the timing generator 3 a synchronizing signal SYNC separated from the composite video signal VIDEO.
- the driver section separates the AC video signal Vsig into R, G and B components and supplies the same to the display panel 1 in response to an inversion signal FRP inputted from the timing generator 3.
- the timing generator 3 On the basis of the synchronizing signal SYNC, the timing generator 3 generates various timing signals and supplies the same to the display panel 1 to control the timing thereof. More specifically, first timing signals (vertical start signal VST, vertical clock signals VCK1 and VCK2) are supplied to the vertical driving circuit 5 to sequentially select pixels row by row. Meanwhile second timing signals (horizontal start signal HST, horizontal clock signals HCK1 and HCK2) are supplied to the horizontal driving circuit 6 to write the video signal Vsig of one line in the selected pixels 4 of one row. And a third timing signal, which is a reduction mask signal ENB, is supplied to the vertical driving circuit 5 so as to be used for line reduction driving.
- first timing signals vertical start signal VST, vertical clock signals VCK1 and VCK2
- second timing signals horizontal start signal HST, horizontal clock signals HCK1 and HCK2
- a third timing signal which is a reduction mask signal ENB, is supplied to the vertical driving circuit 5 so as to be used for line reduction driving.
- the line reduction sequencer 3a supplies to the timing generator 3 a reduction sequence signal which designates the positions of lines to be reduced every field. Then, in response to this reduction sequence signal, the timing generator 3 adjusts the timing to apply each timing signal, such as VST, HST or ENB, to the display panel 1.
- the display panel also receives a reference voltage VCOM applied to the counter electrode.
- Fig. 2 is a typical diagram showing an exemplary operation of line reduction performed in the display device of the present invention.
- the positions of lines to be reduced are alternately interchanged in a first field and a second field. More specifically, in a first field (odd field), there are reduced 2nd line, 8th line, 14th line and so forth. Thus, the reduction is executed at such a rate that one line is thinned out of six lines. And in a second field (even field), there are reduced 5th line, 11th line and so forth.
- Fig. 3 typically shows another exemplary operation of line reduction.
- the positions of lines to be reduced are cyclically shifted in three or more fields which constitute a unitary cycle. More specifically, the positions of lines to be reduced in a unitary cycle of six fields are shifted cyclically at such a rate that one line is thinned out of six lines.
- a first field are reduced 1st line, 7th line, 13th line and so forth; in a second field are reduced 4th line, 10th line and so forth; in a third field are reduced 2nd line, 8th line, 14th line and so forth; in a fourth field are reduced 5th line, 11th line and so forth; in a fifth field are reduced 3rd line, 9th line and so forth; and in a sixth field are reduced 6th line, 12th line and so forth.
- Each of such line reduction sequences is designated by a reduction sequence signal outputted from the line reduction sequencer 3a.
- Fig. 4 is a block diagram showing a concrete constitution of the display panel included in Fig. 1.
- the display panel 1 is equipped with a regular screen 11 where a multiplicity of pixels 4 are arranged to form a matrix.
- This pixel 4 is composed of a minute liquid crystal cell LC.
- a gate line X in a row and a signal line Y in a column are so disposed as to intersect each other, and an individual pixel 4 is provided at the intersection of such two lines.
- a thin-film transistor Tr is also formed integrally to serve as a switching element for on/off driving the pixel.
- a gate electrode of the thin-film transistor Tr is connected to a corresponding gate line X, while a source electrode thereof is connected to a corresponding signal line Y, and a drain electrode thereof is connected to a pixel electrode disposed at one end of a corresponding liquid crystal cell LC.
- the other end of the liquid crystal cell LC is connected to a counter electrode, and a desired reference voltage VCOM is applied thereto.
- Each gate line X is connected to the vertical driving circuit 5.
- each signal line Y is connected via a horizontal switch HSW to a video line 7 and is supplied with the video signal Vsig.
- the individual horizontal switch HSW is turned on or off under control of the horizontal driving circuit 6.
- the vertical driving circuit 5 operates in accordance with the input signals VST, VCK1 and VCK2 received via a level converter circuit 8. That is, the vertical driving circuit 5 successively transfers vertical start signals VST in response to the vertical clock signals VCK1 and VCK2 of mutually opposite phases to thereby produce gate pulses ⁇ 1 , ⁇ 2 , ..., ⁇ N in individual stages and then supplies such pulses to the individual gate lines X respectively. And in response to such gate pulses ⁇ , the thin-film transistors Tr are switched on or off to sequentially select the pixels 4 of one row.
- the horizontal driving circuit 6 operates in accordance with the input signals HST, HCK1 and HCK2 received also via the level converter circuit 8. That is, the horizontal driving circuit 6 successively transfers horizontal start signals HST in response to the horizontal clock signals HCK1 and HCK2 of mutually opposite phases to thereby produce sampling pulses.
- the horizontal switch HSW is controlled to be turned on or off in accordance with the sampling pulses, whereby the video signal Vsig supplied via the video line 7 is sampled to each signal line Y.
- the video signal Vsig thus sampled is written in the liquid crystal pixel 4 via the thin-film transistor Tr placed in its on-state. In this manner, the horizontal driving circuit 6 writes the video signal Vsig of one horizontal period sequentially in the selected pixels 4 of one row.
- the display panel 1 is further equipped with a gate circuit 9 between the vertical driving circuit 5 and the gate line X.
- the gate circuit 9 consists of a two-input one-output AND gate element 10 provided in each stage of the gate line X.
- the output terminal of each AND gate element 10 is connected to the corresponding gate line X.
- One input terminal of each AND gate element 10 is connected to the corresponding stage of the vertical driving circuit 5, while the other input terminal thereof is supplied with a mask signal ENB via the level converter circuit 8.
- Fig. 5 shows an exemplary concrete constitution of the vertical driving circuit 5 included in Fig. 4.
- the vertical driving circuit 5 consists of D-type flip flops (DFF) connected in multiple stages. In this diagram, merely two DFF corresponding to an Ath stage and an (A + 1)th stage are shown to facilitate understanding.
- the vertical driving circuit 5 transfers a vertical start signal to each stage in response to the vertical clock signals VCK1 and VCK2, thereby outputting gate pulses.
- a gate circuit 9 is inserted between the vertical driving circuit 5 and the gate line X.
- the gate circuit 9 consists of an AND gate element 10 disposed in correspondence to each stage. One input terminal of each AND gate element 10 is supplied with a pulse from the corresponding DFF, while the other input terminal thereof is supplied with a mask signal ENB. And the output terminal of each AND gate terminal 10 is connected to the corresponding gate line X.
- Fig. 7 is a timing chart showing the waveforms of gate pulses outputted successively from the vertical driving circuit 5.
- the vertical scanning is brought to a temporal halt only during a period of 1H after output of the gate pulse ⁇ A from the Ath stage, and then line reduction is performed. During this period, the video signal is transferred ineffectively and is therefore not written in any pixel. And after the lapse of such line reduction period, a gate pulse ⁇ A+1 is outputted from the next stage.
- the video signal can be reduced by temporarily halting the vertical scanning at a predetermined rate.
- Fig. 8 is a timing chart of signals showing an operation to write a video signal.
- a vertical start signal VST is inputted to the vertical driving circuit from the timing generator.
- the vertical start signal VST is sequentially transferred every 1H in synchronism with a vertical clock signal VCK1, whereby the aforementioned gate pulse is outputted.
- a horizontal start signal HST is inputted every 1H to the horizontal driving circuit from the timing generator, so that a video signal of one line can be sequentially written in the pixels of one row.
- a vertical start signal VST is inputted to the vertical driving circuit from the timing generator.
- the vertical start signal VST is sequentially transferred every 1H in synchronism with a vertical clock signal VCK1, whereby a gate pulse is outputted.
- a horizontal start signal HST is inputted every 1H to the horizontal driving circuit from the timing generator, so that 1st to 3rd lines of the video signal are written successively in the pixels of 1st to 3rd rows.
- the clock signal VCK1 is temporarily interrupted and, in response thereto, the mask signal ENB is turned to a low level only during a period of 1H. Due to the timing control described above, the vertical scanning is brought to a temporal halt, and the 4th line is transferred ineffectively during such a halt. Thereafter the ordinary operation is resumed, and then 5th, 6th, 7th and 8th lines are written successively in the pixels of the corresponding rows. And an inversion signal FRP is synchronized with such line reduction timing, so that accurate 1H inversion driving is rendered possible even after the line reduction.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Liquid Crystal Display Device Control (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Transforming Electric Information Into Light Information (AREA)
- Liquid Crystal (AREA)
- Television Systems (AREA)
Description
- The present invention relates to a display device which comprises a display panel, a decoder/driver for supplying a video signal thereto, and a timing generator for controlling the driving of the display panel. And more particularly, the invention relates to a display device capable of inputting a video signal, which conforms with the PAL standard, to a display panel designed in conformity with, e.g., the NTSC standard.
- Japan has adopted the NTSC system, where one frame is composed of 525 lines. Therefore, an active matrix type display panel is usually so constituted as to conform with the NTSC standard, thereby enabling display of a predetermined number of lines per field. However, some other systems have been adopted in foreign countries, such as the PAL standard and the SECAM standard used in Europe. In the PAL system for example, one frame is composed of 625 lines. When a video signal based on the PAL system is inputted to a display panel designed for the NTSC system, it has been necessary heretofore to perform an operation of reducing surplus lines from the video signal of the PAL system at a certain rate, since the number of lines displayable on an active matrix type liquid crystal display panel or the like is fixed.
- However, in simple fixed-rate reduction of predetermined lines, the information of the reduced lines is completely lost, so that there arise some problems including conspicuous deterioration of the image quality as, for example, the displayed video image is seen to be discontinuous.
- The abstract of EP 0,408,347-A discloses a display device in accordance with the pre-characterising portion of
claim 1. - It is therefore an object of the present invention to provide an improved display device where the quality of a displayed image can be enhanced. In this display device, when lines of a video signal are thinned out to be reduced at a predetermined rate in case a video signal of the PAL system for example is inputted to a display panel designed for the NTSC system, different lines are thinned out to be reduced every field to consequently alleviate an undesired phenomenon that the video image is seen to be discontinuous.
- According to an aspect of the present invention, there is provided a display device comprising:
- a liquid crystal display panel having a plurality of pixels arranged to form a matrix in conformity with the standard of a first video signal including a predetermined number of lines per field;
- a vertical driving circuit for sequentially selecting the pixels of one row;
- a horizontal driving circuit for writing the video signal in the selected pixels of one row;
- a signal source for supplying the first video signal to said liquid crystal display panel, said signal source capable of inputting to said liquid crystal display panel a second video signal whose number of lines per field is greater than that prescribed in the standard of said first video signal; and
- a means for controlling the driving of said liquid
crystal display panel, said means serving to control the
timing of the sequential selection by said vertical driving
circuit to thereby reduce surplus lines included in the second
video signal inputted to said display panel, and further
serving to change the positions of the lines to be reduced
every field, characterised in that:
- said means outputs a Field Reverse Pulse signal (FRP) to reverse the polarity of said video signal between consecutive horizontal lines and said means outputs said Field Reverse Pulse signal (FRP) in synchronism with the line reduction timing so as to produce accurate 1H inversion driving even after line reduction.
-
- More specifically, the display panel has a plurality of pixels arranged to form a matrix in conformity with the NTSC standard of a first video signal composed of 525 lines. Meanwhile the signal source inputs to the display panel a second video signal of 625 lines conforming with the PAL standard. In this case, the timing means reduces surplus lines at a rate of one per six or seven lines while changing the positions of the lines to be reduced. For example, the timing means alternately interchanges the positions of the lines reduced in a first field and a second field. The timing means may be so modified as to cyclically shift the positions of the lines reduced in each cycle consisting of three or more fields. It is possible to employ, as the aforementioned display panel, an active matrix liquid crystal display panel which has a plurality of pixels each comprising a pixel electrode, a counter electrode disposed opposite to the pixel electrode with a gap, a liquid crystal held in the gap, and a switching element for driving the pixel electrode.
- In the present invention using a display panel where the number of displayed lines is fixed as in an active matrix type liquid crystal display panel or the like, when lines of a video signal are thinned out to be reduced at a predetermined rate in case a video signal of the PAL system for example is inputted to a display panel designed for the NTSC system, different lines are thinned out to be reduced every field to consequently alleviate a phenomenon that the video image is seen to be discontinuous, hence enhancing the quality of the displayed image.
- The invention will be further described by way of non-limitative example, with reference to the accompanying drawings, in which:-
- Fig. 1 is a block diagram showing the entire constitution of a display device according to the present invention;
- Fig. 2 is a typical diagram for explaining the operation of the display device of the invention;
- Fig. 3 is another typical diagram for explaining the operation of the display device of the invention;
- Fig. 4 is a block diagram showing an exemplary display panel incorporated in the display device of Fig. 1;
- Fig. 5 is a circuit diagram for explaining the operation of line reduction;
- Fig. 6 is a waveform chart for explaining the operation of line reduction;
- Fig. 7 is a timing chart for explaining the operation of line reduction; and
- Fig. 8 is a timing chart for explaining the operation of the display device according to the present invention.
-
- Hereinafter a preferred embodiment of the present invention will be described in detail with reference to the accompanying drawings. Fig. 1 is a block diagram showing a basic constitution of the display device according to the present invention. As shown, this display device comprises a
display panel 1, a signal source for supplying a video signal thereto, and a timing means for controlling the driving of thedisplay panel 1. A decoder/driver 2 is employed as the signal source, and a combination of atiming generator 3 and aline reduction sequencer 3a is employed as the timing means. Thedisplay panel 1 has a plurality ofpixels 4, avertical driving circuit 5 and ahorizontal driving circuit 6. The plurality ofpixels 4 are arranged to form a matrix in conformity with the standard (e.g., NTSC standard) of a first video signal including a predetermined number of lines per field. Thevertical driving circuit 5 sequentially selects the pixels of one row, and thehorizontal driving circuit 6 writes a video signal of one line in the selected pixels of one row. The decoder/driver 2 is capable of inputting to the display panel 1 a second video signal whose number of lines per field is greater than that of the first video signal. Thetiming generator 3 controls the timing of the sequential selection performed by thevertical driving circuit 5 and reduces, at a predetermined rate, surplus lines included in the second video signal inputted to thedisplay panel 1. One of the characteristic requisites of the present invention is such that theline reduction sequencer 3a controls thetiming generator 3 in such a manner as to change the positions of the lines to be reduced every field. More specifically, theline reduction sequencer 3a supplies to thetiming generator 3 a reduction sequence signal which designates the positions of lines to be reduced every field. And in response to the reduction sequence signal, thetiming generator 3 halts the operations of both thevertical driving circuit 5 and thehorizontal driving circuit 6 under control to thereby interrupt display of the relevant line. - In this embodiment, the
display panel 1 has a plurality of pixels arranged to form a matrix in conformity with the NTSC standard of a first video signal composed of 525 lines. Meanwhile the decoder/driver 2 inputs to the display panel 1 a second video signal of 625 lines conforming with the PAL standard. Thetiming generator 3 reduces surplus lines at a rate of one per six or seven lines. In this case, theline reduction sequencer 3a supplies a predetermined reduction sequence signal to thetiming generator 3 and reduces the surplus lines while changing the positions thereof every field. - Still referring to Fig. 1 continuously, the function of each component in the device will be described below in detail. The
display panel 1 is equipped with a screen conforming with the NTSC standard. And a multiplicity ofpixels 4 are arranged to form a matrix on this screen. Thedisplay panel 1 performs its ordinary display operation when a video signal of the NTSC standard is inputted thereto, or performs predetermined reduction display driving when a video signal Vsig of the PAL standard is inputted. In this embodiment, thedisplay panel 1 is of full color type and receives a video signal Vsig separated into three primary colors R, G and B. Thedisplay panel 1 has avertical driving circuit 5 to sequentially select thepixels 4 row by row, and also has ahorizontal driving circuit 6 to write the video signal Vsig of one line (one horizontal period) in theselected pixels 4 of one row. When a video signal Vsig of the PAL standard is inputted, thevertical driving circuit 5 performs an operation of reducing a predetermined number of surplus lines from the video signal Vsig of the PAL standard under timing control and then displays the signal thus processed. - The decoder/
driver 2 has a decoder section to receive a supply voltage of, e.g., 5V and a driver section to receive a supply voltage of 12V. The decoder section decodes a composite video signal VIDEO inputted from an external device and extracts a luminance signal and a chroma signal therefrom while transferring to thetiming generator 3 a synchronizing signal SYNC separated from the composite video signal VIDEO. The driver section separates the AC video signal Vsig into R, G and B components and supplies the same to thedisplay panel 1 in response to an inversion signal FRP inputted from thetiming generator 3. - On the basis of the synchronizing signal SYNC, the
timing generator 3 generates various timing signals and supplies the same to thedisplay panel 1 to control the timing thereof. More specifically, first timing signals (vertical start signal VST, vertical clock signals VCK1 and VCK2) are supplied to thevertical driving circuit 5 to sequentially select pixels row by row. Meanwhile second timing signals (horizontal start signal HST, horizontal clock signals HCK1 and HCK2) are supplied to thehorizontal driving circuit 6 to write the video signal Vsig of one line in the selectedpixels 4 of one row. And a third timing signal, which is a reduction mask signal ENB, is supplied to thevertical driving circuit 5 so as to be used for line reduction driving. As described above, theline reduction sequencer 3a supplies to thetiming generator 3 a reduction sequence signal which designates the positions of lines to be reduced every field. Then, in response to this reduction sequence signal, thetiming generator 3 adjusts the timing to apply each timing signal, such as VST, HST or ENB, to thedisplay panel 1. The display panel also receives a reference voltage VCOM applied to the counter electrode. - Fig. 2 is a typical diagram showing an exemplary operation of line reduction performed in the display device of the present invention. In this example, the positions of lines to be reduced are alternately interchanged in a first field and a second field. More specifically, in a first field (odd field), there are reduced 2nd line, 8th line, 14th line and so forth. Thus, the reduction is executed at such a rate that one line is thinned out of six lines. And in a second field (even field), there are reduced 5th line, 11th line and so forth.
- Fig. 3 typically shows another exemplary operation of line reduction. In this example, the positions of lines to be reduced are cyclically shifted in three or more fields which constitute a unitary cycle. More specifically, the positions of lines to be reduced in a unitary cycle of six fields are shifted cyclically at such a rate that one line is thinned out of six lines. Namely, in a first field are reduced 1st line, 7th line, 13th line and so forth; in a second field are reduced 4th line, 10th line and so forth; in a third field are reduced 2nd line, 8th line, 14th line and so forth; in a fourth field are reduced 5th line, 11th line and so forth; in a fifth field are reduced 3rd line, 9th line and so forth; and in a sixth field are reduced 6th line, 12th line and so forth. Each of such line reduction sequences is designated by a reduction sequence signal outputted from the
line reduction sequencer 3a. - Fig. 4 is a block diagram showing a concrete constitution of the display panel included in Fig. 1. As mentioned, the
display panel 1 is equipped with a regular screen 11 where a multiplicity ofpixels 4 are arranged to form a matrix. In this example, merely asingle pixel 4 is shown for the purpose of simplifying the explanation. Thispixel 4 is composed of a minute liquid crystal cell LC. A gate line X in a row and a signal line Y in a column are so disposed as to intersect each other, and anindividual pixel 4 is provided at the intersection of such two lines. Further a thin-film transistor Tr is also formed integrally to serve as a switching element for on/off driving the pixel. A gate electrode of the thin-film transistor Tr is connected to a corresponding gate line X, while a source electrode thereof is connected to a corresponding signal line Y, and a drain electrode thereof is connected to a pixel electrode disposed at one end of a corresponding liquid crystal cell LC. The other end of the liquid crystal cell LC is connected to a counter electrode, and a desired reference voltage VCOM is applied thereto. Each gate line X is connected to thevertical driving circuit 5. Meanwhile each signal line Y is connected via a horizontal switch HSW to avideo line 7 and is supplied with the video signal Vsig. The individual horizontal switch HSW is turned on or off under control of thehorizontal driving circuit 6. - The
vertical driving circuit 5 operates in accordance with the input signals VST, VCK1 and VCK2 received via alevel converter circuit 8. That is, thevertical driving circuit 5 successively transfers vertical start signals VST in response to the vertical clock signals VCK1 and VCK2 of mutually opposite phases to thereby produce gate pulses 1, 2, ..., N in individual stages and then supplies such pulses to the individual gate lines X respectively. And in response to such gate pulses , the thin-film transistors Tr are switched on or off to sequentially select thepixels 4 of one row. - Meanwhile the
horizontal driving circuit 6 operates in accordance with the input signals HST, HCK1 and HCK2 received also via thelevel converter circuit 8. That is, thehorizontal driving circuit 6 successively transfers horizontal start signals HST in response to the horizontal clock signals HCK1 and HCK2 of mutually opposite phases to thereby produce sampling pulses. The horizontal switch HSW is controlled to be turned on or off in accordance with the sampling pulses, whereby the video signal Vsig supplied via thevideo line 7 is sampled to each signal line Y. The video signal Vsig thus sampled is written in theliquid crystal pixel 4 via the thin-film transistor Tr placed in its on-state. In this manner, thehorizontal driving circuit 6 writes the video signal Vsig of one horizontal period sequentially in the selectedpixels 4 of one row. Thedisplay panel 1 is further equipped with agate circuit 9 between thevertical driving circuit 5 and the gate line X. Thegate circuit 9 consists of a two-input one-output ANDgate element 10 provided in each stage of the gate line X. The output terminal of each ANDgate element 10 is connected to the corresponding gate line X. One input terminal of each ANDgate element 10 is connected to the corresponding stage of thevertical driving circuit 5, while the other input terminal thereof is supplied with a mask signal ENB via thelevel converter circuit 8. - Fig. 5 shows an exemplary concrete constitution of the
vertical driving circuit 5 included in Fig. 4. As shown, thevertical driving circuit 5 consists of D-type flip flops (DFF) connected in multiple stages. In this diagram, merely two DFF corresponding to an Ath stage and an (A + 1)th stage are shown to facilitate understanding. As mentioned, thevertical driving circuit 5 transfers a vertical start signal to each stage in response to the vertical clock signals VCK1 and VCK2, thereby outputting gate pulses. In this embodiment, agate circuit 9 is inserted between thevertical driving circuit 5 and the gate line X. As described, thegate circuit 9 consists of an ANDgate element 10 disposed in correspondence to each stage. One input terminal of each ANDgate element 10 is supplied with a pulse from the corresponding DFF, while the other input terminal thereof is supplied with a mask signal ENB. And the output terminal of each ANDgate terminal 10 is connected to the corresponding gate line X. - The operation performed in the constitution of Fig. 5 will now be described below with reference to Fig. 6. When a vertical start signal has been transferred to the Ath-stage DFF, the clock signals VCK1 and VCK2 are temporarily interrupted, and a pulse DA having a duration of two horizontal periods (2H) is outputted from the Ath-stage DFF. And in synchronism therewith, a low-active mask signal ENB is inputted to the AND
gate element 10. As a result, the potential of the gate line X corresponding to the Ath stage is changed to the ground level, so that the vertical scanning is brought to a temporal halt during a period of 1H by the above operation. This halt is a line reduction period. - Fig. 7 is a timing chart showing the waveforms of gate pulses outputted successively from the
vertical driving circuit 5. As mentioned, the vertical scanning is brought to a temporal halt only during a period of 1H after output of the gate pulse A from the Ath stage, and then line reduction is performed. During this period, the video signal is transferred ineffectively and is therefore not written in any pixel. And after the lapse of such line reduction period, a gate pulse A+1 is outputted from the next stage. Thus, the video signal can be reduced by temporarily halting the vertical scanning at a predetermined rate. - Finally, Fig. 8 is a timing chart of signals showing an operation to write a video signal. First, in order to make the present invention better understood with facility, an explanation will be given on a writing operation with regard to the NTSC standard. In this case, none of line reduction is performed, and ordinary line sequential writing is executed. After the lapse of a predetermined over-scanning period, a vertical start signal VST is inputted to the vertical driving circuit from the timing generator. The vertical start signal VST is sequentially transferred every 1H in synchronism with a vertical clock signal VCK1, whereby the aforementioned gate pulse is outputted. And in synchronism therewith, a horizontal start signal HST is inputted every 1H to the horizontal driving circuit from the timing generator, so that a video signal of one line can be sequentially written in the pixels of one row.
- On the other hand, when a video signal conforming with the PAL standard is inputted, line reduction driving is performed in accordance with the present invention. The shown example represents a case where a 4th line is designated to be reduced. After the lapse of a predetermined over-scanning period, a vertical start signal VST is inputted to the vertical driving circuit from the timing generator. The vertical start signal VST is sequentially transferred every 1H in synchronism with a vertical clock signal VCK1, whereby a gate pulse is outputted. And in synchronism therewith, a horizontal start signal HST is inputted every 1H to the horizontal driving circuit from the timing generator, so that 1st to 3rd lines of the video signal are written successively in the pixels of 1st to 3rd rows. Subsequently at the timing of output of a 4th line, the clock signal VCK1 is temporarily interrupted and, in response thereto, the mask signal ENB is turned to a low level only during a period of 1H. Due to the timing control described above, the vertical scanning is brought to a temporal halt, and the 4th line is transferred ineffectively during such a halt. Thereafter the ordinary operation is resumed, and then 5th, 6th, 7th and 8th lines are written successively in the pixels of the corresponding rows. And an inversion signal FRP is synchronized with such line reduction timing, so that accurate 1H inversion driving is rendered possible even after the line reduction.
- As described hereinabove, according to the present invention using a display panel where the number of displayed lines is fixed as in an active matrix type liquid crystal display panel or the like, remarkable effects can be attained in improving the displayed image quality in such a manner that, when lines of a video signal are thinned out to be reduced at a predetermined rate in case a video signal of the PAL system for example is inputted to a display panel designed for the NTSC system, different lines are thinned out to be reduced every field to consequently alleviate an undesired phenomenon that the video image is seen to be discontinuous, hence enhancing the quality of the displayed image.
Claims (7)
- A display device comprising:a liquid crystal display panel (1) having a plurality of pixels (4) arranged to form a matrix in conformity with the standard of a first video signal including a predetermined number of lines per field;a vertical driving circuit (5) for sequentially selecting the pixels (4) of one row;a horizontal driving circuit (6) for writing the video signal in the selected pixels (4) of one row;a signal source for supplying the first video signal to said liquid crystal display panel (1), said signal source capable of inputting to said liquid crystal display panel (1) a second video signal whose number of lines per field is greater than that prescribed in the standard of said first video signal; anda means (3) for controlling the driving of said liquid crystal display panel (1), said means (3) serving to control the timing of the sequential selection by said vertical driving circuit (5) to thereby reduce surplus lines included in the second video signal inputted to said display panel, and further serving to change the positions of the lines to be reduced every field, characterised in that:said means (3) outputs a Field Reverse Pulse signal (FRP) to reverse the polarity of said video signal between consecutive horizontal lines and said means (3) outputs said Field Reverse Pulse signal (FRP) in synchronism with the line reduction timing so as to produce accurate 1H inversion driving even after line reduction.
- The display device according to claim 1, wherein said vertical driving circuit (5) and said horizontal driving circuit (6) are formed integrally in said display panel (1).
- The display device according to claim 1 or 2, wherein said display panel (1) has a plurality of pixels (4) arranged in conformity with the standard of a first video signal composed of 525 lines, and said signal source inputs to said display panel (1) a second video signal of 625 lines conforming with a specific standard, and said control means (3) reduces surplus lines at a rate of one per six or seven lines while changing the positions of the lines to be reduced.
- The display device according to claim 3, wherein the standard of said first video signal is the NTSC standard, and the standard of said second video signal is the PAL or SECAM standard.
- The display device according to claim 1, 2, 3 or 4, wherein said control means (3) alternately interchanges the positions of the lines reduced in a first field and a second field.
- The display device according to claim 1, 2, 3 or 4, wherein said control means (3) cyclically shifts the positions of the lines reduced in each cycle consisting of three or more fields.
- The display device according to any one of the preceding claims, wherein said display panel (1) is an active matrix liquid crystal panel which has a plurality of pixels (4) comprising a plurality of pixel electrodes, counter electrodes (VCOM) disposed opposite to said pixel electrodes with a gap, a liquid crystal (LC) held in said gap, and switching elements (Tr) for driving said pixel electrodes.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP192876/94 | 1994-07-22 | ||
JP19287694A JPH0836374A (en) | 1994-07-22 | 1994-07-22 | Display device |
JP19287694 | 1994-07-22 |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0694899A1 EP0694899A1 (en) | 1996-01-31 |
EP0694899B1 true EP0694899B1 (en) | 2002-03-27 |
Family
ID=16298451
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP19950305079 Expired - Lifetime EP0694899B1 (en) | 1994-07-22 | 1995-07-20 | Display device adapted to display video signals from different video standards |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP0694899B1 (en) |
JP (1) | JPH0836374A (en) |
DE (1) | DE69526001T2 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5014711B2 (en) * | 2006-09-05 | 2012-08-29 | 三菱電機株式会社 | Liquid crystal display |
JP2008164934A (en) * | 2006-12-28 | 2008-07-17 | Kenwood Corp | Display device |
JP2010091588A (en) * | 2007-01-22 | 2010-04-22 | Mitsubishi Electric Corp | Liquid crystal display and method for driving liquid crystal display module |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3836558A1 (en) * | 1988-10-27 | 1990-05-03 | Bayerische Motoren Werke Ag | Method and device for generating a television image on a digital screen, particularly a matrix display |
JPH088674B2 (en) * | 1989-07-11 | 1996-01-29 | シャープ株式会社 | Display device |
JPH0537909A (en) * | 1991-07-30 | 1993-02-12 | Sharp Corp | Liquid crystal image display device |
-
1994
- 1994-07-22 JP JP19287694A patent/JPH0836374A/en active Pending
-
1995
- 1995-07-20 DE DE1995626001 patent/DE69526001T2/en not_active Expired - Fee Related
- 1995-07-20 EP EP19950305079 patent/EP0694899B1/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
DE69526001T2 (en) | 2002-11-28 |
EP0694899A1 (en) | 1996-01-31 |
DE69526001D1 (en) | 2002-05-02 |
JPH0836374A (en) | 1996-02-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100414879B1 (en) | Display device | |
US5844539A (en) | Image display system | |
US6236388B1 (en) | Image display system for displaying images of different resolutions | |
JP3243932B2 (en) | Active matrix display device | |
US6577290B2 (en) | Method of driving liquid crystal display | |
JP2001166277A (en) | Liquid crystal display device | |
US20100231810A1 (en) | Display device, liquid crystal display device, television set | |
US4789899A (en) | Liquid crystal matrix display device | |
JPH0444478A (en) | Driving method for liquid crystal display device for tv receiver | |
US20060132422A1 (en) | Method of driving liquid crystal display and liquid crystal display | |
EP0694899B1 (en) | Display device adapted to display video signals from different video standards | |
JP2000206492A (en) | Liquid crystal display | |
JPH05260418A (en) | Liquid crystal display device | |
JP2664780B2 (en) | Liquid crystal display | |
KR0147597B1 (en) | The liquid crystal driving device for a wide tv receiving set | |
JP2504105B2 (en) | Driving method for active matrix liquid crystal display | |
JPH084331B2 (en) | Image display device | |
JP3032721B2 (en) | Display device | |
JP3633152B2 (en) | Active matrix display device and driving method thereof | |
JPH0916131A (en) | Liquid crystal display device and driving method for liquid crystal display element | |
JPH0537909A (en) | Liquid crystal image display device | |
JP2642578B2 (en) | Image display device | |
JP2657139B2 (en) | Driving method of liquid crystal display device | |
JP3263415B2 (en) | Liquid crystal display | |
JPH07261713A (en) | Display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE FR GB |
|
17P | Request for examination filed |
Effective date: 19960715 |
|
17Q | First examination report despatched |
Effective date: 19991014 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20020327 |
|
REF | Corresponds to: |
Ref document number: 69526001 Country of ref document: DE Date of ref document: 20020502 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20020720 |
|
EN | Fr: translation not filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20030201 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20020720 |
|
26N | No opposition filed |
Effective date: 20021230 |