EP0662732A1 - Assemblage de connexion de circuit électrique - Google Patents
Assemblage de connexion de circuit électrique Download PDFInfo
- Publication number
- EP0662732A1 EP0662732A1 EP95300121A EP95300121A EP0662732A1 EP 0662732 A1 EP0662732 A1 EP 0662732A1 EP 95300121 A EP95300121 A EP 95300121A EP 95300121 A EP95300121 A EP 95300121A EP 0662732 A1 EP0662732 A1 EP 0662732A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- electrical
- pins
- circuit board
- board
- contact
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
- H01R13/00—Details of coupling devices of the kinds covered by groups H01R12/70 or H01R24/00 - H01R33/00
- H01R13/02—Contact members
- H01R13/22—Contacts for co-operating by abutting
- H01R13/24—Contacts for co-operating by abutting resilient; resiliently-mounted
- H01R13/2442—Contacts for co-operating by abutting resilient; resiliently-mounted with a single cantilevered beam
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
- H01R12/00—Structural associations of a plurality of mutually-insulated electrical connecting elements, specially adapted for printed circuits, e.g. printed circuit boards [PCB], flat or ribbon cables, or like generally planar structures, e.g. terminal strips, terminal blocks; Coupling devices specially adapted for printed circuits, flat or ribbon cables, or like generally planar structures; Terminals specially adapted for contact with, or insertion into, printed circuits, flat or ribbon cables, or like generally planar structures
- H01R12/50—Fixed connections
- H01R12/51—Fixed connections for rigid printed circuits or like structures
- H01R12/55—Fixed connections for rigid printed circuits or like structures characterised by the terminals
- H01R12/57—Fixed connections for rigid printed circuits or like structures characterised by the terminals surface mounting terminals
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/325—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by abutting or pinching, i.e. without alloying process; mechanical auxiliary parts therefor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/02—Arrangements of circuit components or wiring on supporting structure
- H05K7/10—Plug-in assemblages of components, e.g. IC sockets
- H05K7/1053—Plug-in assemblages of components, e.g. IC sockets having interior leads
- H05K7/1061—Plug-in assemblages of components, e.g. IC sockets having interior leads co-operating by abutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49147—Assembling terminal to base
- Y10T29/49151—Assembling terminal to base by deforming or shaping
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49204—Contact or terminal manufacturing
- Y10T29/49208—Contact or terminal manufacturing by assembling plural parts
- Y10T29/49218—Contact or terminal manufacturing by assembling plural parts with deforming
Definitions
- the invention relates to circuit connection in an electrical assembly and particularly to making electrical contact with an array of connection points on an electrical component.
- the component may comprise a semiconductor chip or it may comprise a modular package including one or more semiconductor chips.
- Such conducting bumps usually comprise a plurality of rows forming an array on one or more faces of the chip or package and are not formed as peripheral extensions of the package.
- Such chips or packages on a printed circuit board it is impractical to make interconnections between two bumps across the face of the device as conductors would need to be routed around neighbouring bumps.
- the connections will be made through conductors on a printed circuit board so that the interconnection is routed through conductors at one or more layers on the printed circuit board and thereby avoiding obstructions.
- Problems can arise in using reflow solder to connect such chips or packages onto a circuit board.
- the elevated temperatures used may damage the components or cause mechanical stresses to be induced that may cause premature system failure. Furthermore some components may need to be replaced.
- the present invention provides an electrical assembly comprising an electrical component having a planar support on which is mounted electrical circuitry and an array of electrical contact points connected to said circuitry, and an electrical connecting device contacting said contact points, which electrical connecting device comprises an insulating planar support member on which is mounted an array of rigid electrically conducting pins projecting from a face of said planar support member, at least some of said pins engaging a respective contact point on said electrical component, and a retainer holding said electrical component pressed against said conducting pins.
- said electrical connecting device comprises a printed circuit board.
- Said electrical component may comprise one or more silicon chips.
- the invention is particularly applicable when said electrical contact points comprise a bumped grid array.
- each contact point comprises a projecting bump of soft conducting material.
- said electrical component includes an insulating cover layer extending over said array of contact points, the cover layer being formed of soft plastics material penetrable by pressure against said pins.
- Said electrical connecting device may comprise an insulating board with a network of conducting elements extending in the plane of said support member at different levels within said support member, said pins being arranged to make electrical contact with respective said conducting elements.
- each of said pins has a pointed end to engage a said contact point.
- the invention also provides a circuit board comprising an insulating support board with a network of conducting elements extending in the plane of the support board at different levels within said support board, an array of rigid conducting pins being located in respective holes formed in said support board so that the pins make electrical contact with respective conducting elements in the support board, each of said pins having an end projecting from a face of the support board so as to engage a respective contact point of a grid array of contacts on an electrical component when positioned on said circuit board.
- Said pins may be arranged to form projections on both sides of said circuit board.
- the invention also provides a method of effecting electrical connection between an electrical component and a circuit board having a network of conducting elements extending in the plane of an insulating support board at different levels within the support board, which method comprises forming a plurality of holes through the board to provide access to respective said conducting elements, inserting a projecting pin of rigid conducting material into each hole to contact the respective conducting element and provide a contact end projecting from the hole above the surface of the board, mounting an electrical component with an array of contact points face to face on said circuit board and holding the electrical component pressed against the circuit board with selected contact points on said electrical component engaging respective pins on said circuit board.
- Figure 1 shows a known construction of a semiconductor package 11 incorporating one or more semiconductor chips and having on a face thereof an array of projecting bumps 18 forming an array of contact points.
- Each of the bumps 18 consists of a projecting bump of soft conducting metal connected to an internal component in the semiconductor chip and insulated from each other on the surface of the device 11.
- the tips of the bumps 18 are substantially co-planar.
- the device may be soldered in the manner shown in Figure 2.
- the device 11 is mounted on the multilayer printed circuit board 12 which is a copper/epoxy laminate forming a rigid planar support having conducting elements 13 and 14 extending through the planar support 12 at different depths within the support.
- a plurality of holes 15 are drilled through the board 12 from its upper face 16 to its lower face 17 and the interiors of the holes are copper plated to form a conductive bridge where required between conducting layers in the printed circuit board.
- the device 11 is placed face to face with the board 12 with the array of bumps 12 located above required holes 15 in the printed circuit board and by application of heat the bumps 18 are reflowed to make a solder connection between the bump 18 and the upper end of the copper in the hole 15. Any slight variation in planar location of the bumps is accommodated by the flowing solder to ensure good electrical contact across the array.
- a component support 21 is used to hold the device 11 on the printed circuit board 12.
- the component support 21 is formed with a plurality of contact pads 22 mounted on spring arms 23 having pins 24 located in the holes 15.
- the device 11 sits in the support 21 with the contact bumps 18 each engaging a respective contact pad 22 and urged against the spring 23 by means of a clamp 26 acting as a sprung lid to the support 21.
- the lid 26 has retaining members 27 to keep the device 11 pressed against the sprung mounted contact pads 22.
- the device is held in position by a sprung lid 30 mounted on supports 31 projecting through holes 32 in the printed circuit board 12.
- the sprung lid 30 may be releasably attached to the supports 31 so that when necessary the lid can be removed and the device 11 simply lifted out of position. A new device can be inserted and refitted by reapplication of the spring lid 30. It will be seen that good electrical contact is made between the array of contact bumps 18 and the pins 28 in the printed circuit board thereby connecting the bumps to required linear conducting elements 13 or 14 in the printed circuit board. The connections are now short in length thereby avoiding unrequired inductance problems.
- the lid 30 may be formed from a thermally conductive material such as aluminium or beryllium/copper in order to remove unwanted heat from operation of the device 11.
- the sprung lid 30 may be arranged to cover a single component or it may be more extensive and arranged to cover a plurality of components extending over the whole of the circuit board area.
- a finned heat sink could be fixed in place of the lid in order to improve heat dissipation.
- the pins 28 have sufficient mechanical strength to be put under compression by the pressure contact with the bumps 18 without deformation or bending of the pins.
- the pins have hard pointed ends so that under the pressure contact by closure of the spring lid 30 they enter the soft or malleable material of the bumps 18. This allows for good electrical contact across the array of bumps and accommodates any slight variation in the planar location of the bump tips without the need for soldering or other heat treatment. Instead of using spring contacts to handle planar variation of the bump tip locations, each needle tip enters into the engaging soft bump contact to ensure good electrical contact.
- the pins 28 have body portions of sufficient diameter to provide the necessary strength and to fit holes of sufficient size that they can be readily drilled in the printed circuit board 12. The pins 28 can be held in the holes in the board 12 by press fitting, glued, soldered or otherwise fixed.
- FIG. 5 An alternative embodiment is shown in Figure 5.
- a printed circuit board 35 has attached to one face thereof a plurality of components 36 in conventional manner.
- On an upper face of the board 35 project a plurality of pointed ends of pin conductors 37 forming electrical contact with elongated conducting elements within the printed circuit board 35 similar to the arrangement already described in Figure 4.
- the device 34 comprises a modular package incorporating two silicon chips 38 and 39 each having electrial connections to a bump grid array formed by bumps 40 on a lower face of the package.
- the array of projecting pins 37 in the printed circuit board are arranged to correspond to the array pattern of the bumps 40 so that appropriate electrical connections are made when the module 34 is mounted on the printed circuit board 35.
- the bumps 40 are similar to the bumps 18 of Figure 4 and the pins 37 are similar to pins 28.
- this module includes other components 41 and a heat spreader 42.
- the package is covered with an envelope of soft plastics insulating material such as silicone gel 43.
- This coating 43 normally insulates the array of bumps 40 but when pressed into position on the printed circuit board 35 and held against the board by a spring urged mounting arrangement such as that already described in Figure 4, the projecting ends of pins 37 pierce the coating 43 of the module 34 and each make engagement with and good electrical contact with the soft metallic contact bumps 40 lying below the coating 43.
- Each device 11 may include a single chip or multiple chips. Each device 11 may have exposed contacts or be covered by an insulating soft coating such as that of Figure 5.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Metallurgy (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Coupling Device And Connection With Printed Circuit (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Connections By Means Of Piercing Elements, Nuts, Or Screws (AREA)
- Connecting Device With Holders (AREA)
- Multi-Conductor Connections (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9400384A GB9400384D0 (en) | 1994-01-11 | 1994-01-11 | Circuit connection in an electrical assembly |
GB9400384 | 1994-01-11 |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0662732A1 true EP0662732A1 (fr) | 1995-07-12 |
EP0662732B1 EP0662732B1 (fr) | 1998-07-08 |
Family
ID=10748607
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP95300121A Expired - Lifetime EP0662732B1 (fr) | 1994-01-11 | 1995-01-10 | Assemblage de connexion de circuit électrique |
Country Status (5)
Country | Link |
---|---|
US (1) | US5561594A (fr) |
EP (1) | EP0662732B1 (fr) |
JP (1) | JPH07263092A (fr) |
DE (1) | DE69503260T2 (fr) |
GB (1) | GB9400384D0 (fr) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1298726A2 (fr) * | 2001-10-01 | 2003-04-02 | Matsushita Electric Industrial Co., Ltd. | Composition de soudure pour des bosses sur semi-conducteurs |
EP1316997A2 (fr) * | 2001-12-01 | 2003-06-04 | Semikron Elektronik GmbH Patentabteilung | Convertisseur à contact par pression |
Families Citing this family (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5829128A (en) | 1993-11-16 | 1998-11-03 | Formfactor, Inc. | Method of mounting resilient contact structures to semiconductor devices |
US5772451A (en) * | 1993-11-16 | 1998-06-30 | Form Factor, Inc. | Sockets for electronic components and methods of connecting to electronic components |
US5897326A (en) * | 1993-11-16 | 1999-04-27 | Eldridge; Benjamin N. | Method of exercising semiconductor devices |
US6023103A (en) * | 1994-11-15 | 2000-02-08 | Formfactor, Inc. | Chip-scale carrier for semiconductor devices including mounted spring contacts |
KR100335166B1 (ko) * | 1994-11-15 | 2002-05-04 | 이고르 와이. 칸드로스 | 반도체 장치를 실행시키는 방법 |
US6229320B1 (en) * | 1994-11-18 | 2001-05-08 | Fujitsu Limited | IC socket, a test method using the same and an IC socket mounting mechanism |
TW441227B (en) * | 1995-05-26 | 2001-06-16 | E Tec Ag | Contact arrangement for detachably attaching an electric component, especially an integrated circuit to a printed circuit board |
US20020004320A1 (en) | 1995-05-26 | 2002-01-10 | David V. Pedersen | Attaratus for socketably receiving interconnection elements of an electronic component |
US5694296A (en) * | 1995-12-20 | 1997-12-02 | Motorola, Inc. | Multipoint electrical interconnection having deformable J-hooks |
US5774341A (en) * | 1995-12-20 | 1998-06-30 | Motorola, Inc. | Solderless electrical interconnection including metallized hook and loop fasteners |
US6007348A (en) * | 1996-05-07 | 1999-12-28 | Advanced Intercommunications Corporation | Solder ball terminal |
CH693478A5 (fr) | 1996-05-10 | 2003-08-15 | E Tec Ag | Socle de connexion de deux composants électriques. |
US5764486A (en) * | 1996-10-10 | 1998-06-09 | Hewlett Packard Company | Cost effective structure and method for interconnecting a flip chip with a substrate |
US5829988A (en) * | 1996-11-14 | 1998-11-03 | Amkor Electronics, Inc. | Socket assembly for integrated circuit chip carrier package |
JP2856195B2 (ja) * | 1997-05-20 | 1999-02-10 | 日本電気株式会社 | 回路基板に対するデバイスの実装構造 |
WO1999000844A2 (fr) * | 1997-06-30 | 1999-01-07 | Formfactor, Inc. | Prises femelles pour dispositifs a semiconducteur a elements de contact a ressort |
US5944199A (en) * | 1997-11-25 | 1999-08-31 | Micron Technology, Inc. | Integrated circuit package support system |
ATE235752T1 (de) * | 1998-05-22 | 2003-04-15 | Reipur Technology As | Mittel zur bildung eines elektrischen kontaktes |
US6272741B1 (en) * | 1998-07-24 | 2001-08-14 | Autosplice, Inc. | Hybrid solder ball and pin grid array circuit board interconnect system and method |
US6323437B1 (en) * | 1998-07-30 | 2001-11-27 | Lucent Technologies Inc. | Spring clamp adapted for coupling with a circuit board |
US6644982B1 (en) * | 1998-12-04 | 2003-11-11 | Formfactor, Inc. | Method and apparatus for the transport and tracking of an electronic component |
JP3829050B2 (ja) * | 2000-08-29 | 2006-10-04 | 松下電器産業株式会社 | 一体型電子部品 |
JP4744689B2 (ja) * | 2000-12-11 | 2011-08-10 | パナソニック株式会社 | 粘性流体転写装置及び電子部品実装装置 |
JP3899075B2 (ja) * | 2002-03-05 | 2007-03-28 | リカ デンシ アメリカ, インコーポレイテッド | 電子パッケージと試験機器をインターフェースするための装置 |
US20040000428A1 (en) * | 2002-06-26 | 2004-01-01 | Mirng-Ji Lii | Socketless package to circuit board assemblies and methods of using same |
US20040163717A1 (en) * | 2003-02-21 | 2004-08-26 | Cookson Electronics, Inc. | MEMS device assembly |
US20050012212A1 (en) * | 2003-07-17 | 2005-01-20 | Cookson Electronics, Inc. | Reconnectable chip interface and chip package |
US20050056946A1 (en) * | 2003-09-16 | 2005-03-17 | Cookson Electronics, Inc. | Electrical circuit assembly with improved shock resistance |
US6881074B1 (en) * | 2003-09-29 | 2005-04-19 | Cookson Electronics, Inc. | Electrical circuit assembly with micro-socket |
US20050151273A1 (en) * | 2003-12-30 | 2005-07-14 | Arnold Richard W. | Semiconductor chip package |
US7534722B2 (en) | 2005-06-14 | 2009-05-19 | John Trezza | Back-to-front via process |
US7767493B2 (en) | 2005-06-14 | 2010-08-03 | John Trezza | Post & penetration interconnection |
US7786592B2 (en) | 2005-06-14 | 2010-08-31 | John Trezza | Chip capacitive coupling |
US7851348B2 (en) | 2005-06-14 | 2010-12-14 | Abhay Misra | Routingless chip architecture |
US7838997B2 (en) | 2005-06-14 | 2010-11-23 | John Trezza | Remote chip attachment |
US7781886B2 (en) | 2005-06-14 | 2010-08-24 | John Trezza | Electronic chip contact structure |
US7687400B2 (en) | 2005-06-14 | 2010-03-30 | John Trezza | Side stacking apparatus and method |
US7521806B2 (en) | 2005-06-14 | 2009-04-21 | John Trezza | Chip spanning connection |
US7560813B2 (en) | 2005-06-14 | 2009-07-14 | John Trezza | Chip-based thermo-stack |
US7946331B2 (en) | 2005-06-14 | 2011-05-24 | Cufer Asset Ltd. L.L.C. | Pin-type chip tooling |
US8456015B2 (en) | 2005-06-14 | 2013-06-04 | Cufer Asset Ltd. L.L.C. | Triaxial through-chip connection |
US7687397B2 (en) | 2006-06-06 | 2010-03-30 | John Trezza | Front-end processed wafer having through-chip connections |
US7670874B2 (en) | 2007-02-16 | 2010-03-02 | John Trezza | Plated pillar package formation |
DE112009004069T5 (de) * | 2009-01-30 | 2012-06-21 | Hewlett-Packard Development Co., L.P. | Integrierte-Schaltung-Befestigungsstruktur mitLötkugeln und Anschlussstiften |
US8274181B2 (en) * | 2009-04-06 | 2012-09-25 | Fsp Technology Inc. | Structure for transmission in power supply |
CN102215638B (zh) * | 2010-04-09 | 2013-03-06 | 昌硕科技(上海)有限公司 | 在表面贴装技术工艺中焊接通孔直插式元件的方法 |
US8535956B2 (en) * | 2012-02-14 | 2013-09-17 | International Business Machines Corporation | Chip attach frame |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4433886A (en) * | 1981-12-17 | 1984-02-28 | Elco Corporation | Connector mounting for integrated circuit chip packages |
WO1984002631A1 (fr) * | 1982-12-29 | 1984-07-05 | Western Electric Co | Emballage de puce a semiconducteur |
JPH01235261A (ja) * | 1988-03-15 | 1989-09-20 | Hitachi Ltd | 半導体装置及びその製造方法 |
JPH03268440A (ja) * | 1990-03-19 | 1991-11-29 | Hitachi Ltd | 半導体チップの実装構造 |
EP0525651A1 (fr) * | 1991-07-24 | 1993-02-03 | Nec Corporation | Structure d'empaquetage pour un ou plusieurs circuits intégrés |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4373778A (en) * | 1980-12-30 | 1983-02-15 | International Business Machines Corporation | Connector implemented with fiber optic means and site therein for integrated circuit chips |
US4508405A (en) * | 1982-04-29 | 1985-04-02 | Augat Inc. | Electronic socket having spring probe contacts |
US5399982A (en) * | 1989-11-13 | 1995-03-21 | Mania Gmbh & Co. | Printed circuit board testing device with foil adapter |
JPH0574532A (ja) * | 1990-01-18 | 1993-03-26 | Kel Corp | 電気コネクタ |
-
1994
- 1994-01-11 GB GB9400384A patent/GB9400384D0/en active Pending
-
1995
- 1995-01-09 JP JP7001313A patent/JPH07263092A/ja active Pending
- 1995-01-10 EP EP95300121A patent/EP0662732B1/fr not_active Expired - Lifetime
- 1995-01-10 DE DE69503260T patent/DE69503260T2/de not_active Expired - Fee Related
- 1995-01-11 US US08/371,802 patent/US5561594A/en not_active Expired - Lifetime
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4433886A (en) * | 1981-12-17 | 1984-02-28 | Elco Corporation | Connector mounting for integrated circuit chip packages |
WO1984002631A1 (fr) * | 1982-12-29 | 1984-07-05 | Western Electric Co | Emballage de puce a semiconducteur |
JPH01235261A (ja) * | 1988-03-15 | 1989-09-20 | Hitachi Ltd | 半導体装置及びその製造方法 |
JPH03268440A (ja) * | 1990-03-19 | 1991-11-29 | Hitachi Ltd | 半導体チップの実装構造 |
EP0525651A1 (fr) * | 1991-07-24 | 1993-02-03 | Nec Corporation | Structure d'empaquetage pour un ou plusieurs circuits intégrés |
Non-Patent Citations (2)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 13, no. 564 (E - 860) 14 December 1989 (1989-12-14) * |
PATENT ABSTRACTS OF JAPAN vol. 16, no. 79 (E - 1171) 26 February 1992 (1992-02-26) * |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1298726A2 (fr) * | 2001-10-01 | 2003-04-02 | Matsushita Electric Industrial Co., Ltd. | Composition de soudure pour des bosses sur semi-conducteurs |
EP1298726A3 (fr) * | 2001-10-01 | 2007-03-14 | Matsushita Electric Industrial Co., Ltd. | Composition de soudure pour des bosses sur semi-conducteurs |
EP1316997A2 (fr) * | 2001-12-01 | 2003-06-04 | Semikron Elektronik GmbH Patentabteilung | Convertisseur à contact par pression |
EP1316997A3 (fr) * | 2001-12-01 | 2006-02-08 | SEMIKRON Elektronik GmbH & Co. KG | Convertisseur à contact par pression |
Also Published As
Publication number | Publication date |
---|---|
DE69503260T2 (de) | 1998-11-05 |
DE69503260D1 (de) | 1998-08-13 |
JPH07263092A (ja) | 1995-10-13 |
US5561594A (en) | 1996-10-01 |
EP0662732B1 (fr) | 1998-07-08 |
GB9400384D0 (en) | 1994-03-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0662732B1 (fr) | Assemblage de connexion de circuit électrique | |
KR0156066B1 (ko) | 전도 부재에 전기적으로 결합되는 이중 기층 패키지 어셈블리 | |
US5805419A (en) | Low-profile socketed packaging system with land-grid array and thermally conductive slug | |
US5420461A (en) | Integrated circuit having a two-dimensional lead grid array | |
US6078500A (en) | Pluggable chip scale package | |
US8164175B2 (en) | Stackable semiconductor device assemblies | |
KR100295305B1 (ko) | 테스트용ic 소케트 | |
EP0575806B1 (fr) | Empaquetage pour puces à circuit intégrés | |
JP3109479B2 (ja) | 放熱体及び放熱体を装着したメモリモジュール | |
US20030042595A1 (en) | Substrate with contact array and substrate assemblies | |
JP2018174017A (ja) | ソケット | |
JP2005512335A (ja) | ボールグリッドアレイパッケージ | |
JPH05243329A (ja) | アタッチメントならびに集積回路パッケージとその製造方法 | |
US6392887B1 (en) | PLGA-BGA socket using elastomer connectors | |
US4885662A (en) | Circuit module connection system | |
US6684493B2 (en) | Vertically mountable interposer, assembly and method | |
US5947751A (en) | Production and test socket for ball grid array semiconductor package | |
US5671121A (en) | Kangaroo multi-package interconnection concept | |
WO2000005936A1 (fr) | Globule de soudure hybride, systeme et procede d'interconnexion d'une carte a circuit imprime a matrice de broches | |
US6441485B1 (en) | Apparatus for electrically mounting an electronic device to a substrate without soldering | |
JP2554409B2 (ja) | 熱移動部材とこの熱移動部材を含む電気構成要素組立物 | |
US6493238B1 (en) | Method and apparatus to compliantly interconnect area grid arrays and printed wiring boards | |
WO1999021227A1 (fr) | Ensemble connecteur pour le logement de composants du type bga | |
US6747352B1 (en) | Integrated circuit having multiple power/ground connections to a single external terminal | |
EP0616367A1 (fr) | Structure de broches et procédé de connexion par broches pour dispositif à semi-conducteur |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE FR GB IT |
|
17P | Request for examination filed |
Effective date: 19951223 |
|
17Q | First examination report despatched |
Effective date: 19970128 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB IT |
|
REF | Corresponds to: |
Ref document number: 69503260 Country of ref document: DE Date of ref document: 19980813 |
|
ITF | It: translation for a ep patent filed |
Owner name: PORTA CHECCACCI E BOTTI S.R.L. |
|
ET | Fr: translation filed | ||
RAP4 | Party data changed (patent owner data changed or rights of a patent transferred) |
Owner name: STMICROELECTRONICS LIMITED |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20040122 Year of fee payment: 10 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20050105 Year of fee payment: 11 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20050110 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20050110 Year of fee payment: 11 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20050802 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20060110 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20060131 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20060110 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20060929 |