EP0438262B1 - Method of driving a liquid crystal panel - Google Patents

Method of driving a liquid crystal panel Download PDF

Info

Publication number
EP0438262B1
EP0438262B1 EP91300271A EP91300271A EP0438262B1 EP 0438262 B1 EP0438262 B1 EP 0438262B1 EP 91300271 A EP91300271 A EP 91300271A EP 91300271 A EP91300271 A EP 91300271A EP 0438262 B1 EP0438262 B1 EP 0438262B1
Authority
EP
European Patent Office
Prior art keywords
lighting
voltage
signal
voltages
compensating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP91300271A
Other languages
German (de)
English (en)
French (fr)
Other versions
EP0438262A3 (en
EP0438262A2 (en
Inventor
Katsunori Yamazaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Publication of EP0438262A2 publication Critical patent/EP0438262A2/en
Publication of EP0438262A3 publication Critical patent/EP0438262A3/en
Application granted granted Critical
Publication of EP0438262B1 publication Critical patent/EP0438262B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/04—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of a single character by selection from a plurality of characters, or by composing the character by combination of individual elements, e.g. segments using a combination of such display devices for composing words, rows or the like, in a frame with fixed character positions
    • G09G3/16—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of a single character by selection from a plurality of characters, or by composing the character by combination of individual elements, e.g. segments using a combination of such display devices for composing words, rows or the like, in a frame with fixed character positions by control of light from an independent source
    • G09G3/18—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of a single character by selection from a plurality of characters, or by composing the character by combination of individual elements, e.g. segments using a combination of such display devices for composing words, rows or the like, in a frame with fixed character positions by control of light from an independent source using liquid crystals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3681—Details of drivers for scan electrodes suitable for passive matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/02—Composition of display devices
    • G09G2300/023—Display panel composed of stacked panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0209—Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/04—Maintaining the quality of display appearance
    • G09G2320/041—Temperature compensation

Definitions

  • the present invention relates to methods of driving liquid crystal panels.
  • selection voltages are sequentially impressed on scanning electrodes, and in synchronization with this process lighting or non-lighting voltages are applied to signal electrodes.
  • a liquid crystal panel is constructed of scanning and signal electrodes, each having a non-zero resistance, and a liquid crystal layer which functions as a dielectric substance. For this reason, when driving the liquid crystal panel by the conventional voltage averaging method, effective voltages impressed on display dots composed of intersecting scanning and signal electrodes vary in many ways depending on a character or graphic pattern displayed on the liquid crystal panel. This results in non-uniform display.
  • a countermeasure against this problem may be, for instance, a method (hereinafter referred to as a line inversion driving method) of inverting a polarity of the voltage applied to the liquid crystal panel several times during one frame. This method is disclosed in Japanese Patent Laid-Open Publication Nos. 31825/1987, 19195/1985 and 19196/1985.
  • the line inversion driving method resulted in some improvement in an otherwise non-uniform display.
  • the non-uniform display appeared when optical characteristics of the liquid crystal sandwiched in between the liquid crystal panels changed depending on a frequency component of the voltage applied. This method could not completely eliminate the unevenness of display.
  • EP 0 303 510 leaches that non-uniformity can be compensated for by altering either the scanning or signalling voltage waveforms in dependence on the pattern of ON and OFF dots being shown in the liquid crystal display. It is suggested that the compensation be carried out in dependence on the absolute number of dots in an ON state across the entire liquid crystal display or in dependence on the number of dots in a ON state in successive lines of the liquid crystal display.
  • This driving method resulted in some improvement in otherwise non-uniform display but cannot completely eliminate the unevenness of display.
  • a liquid crystal panel 1 ( Figure 11) a liquid crystal layer (not shown) s sandwiched between substrates 2 and 3. Formed on the substrate 2 is a plurality of scanning electrodes Y1 to Y6. A plurality of signal electrodes X1 to X6 is formed on the substrate 3. It will be appreciated that only six scanning electrodes and six signal electrodes are shown for the sake of simplicity, but that many more of both could be used in practice. Display dots may be lit up at the intersections of the scanning electrodes Y1 to Y6 and the signal electrodes X1 to X6.
  • the display dots formed at the intersections of the signal electrode X2 ( Figure 11) and the scanning electrodes Y1 to Y6 frequently change in state from above (Y1, X2) as follows: non-lighting, lighting, non-lighting, lighting, non-lighting and lighting.
  • Y1, X2 the display dots formed at the intersections of the signal electrode X2
  • the scanning electrodes Y1 to Y6 change less frequently from above (Y1, X4) as follows: non-lighting, lighting, lighting, lighting, lighting and non-lighting.
  • Figures 13(a)-13(c) and Figures 14(a)-14(c) depict voltage waveforms during two successive frame periods F1 and F2.
  • the voltages V0, V4, V5 and V3 are selective, non-selective, lighting and non-lighting voltages.
  • the voltages V5, V1, V0 and V2 are selective, non-selective, lighting and non-lighting voltages.
  • Figure 13(a) shows the voltage waveform applied to the signal electrode X2 intersecting the scanning electrode Y4.
  • Figure 13(b) shows the voltage waveform applied to the scanning electrode Y4.
  • Figure 13(c) shows the differences between the voltage waveforms applied to the scanning electrode Y4 and the signal electrode X2 and thus across the display dot intersection of the electrodes Y4 and X2.
  • Figure 14(a) shows the voltage waveform applied to the signal electrode X4 intersecting the scanning electrode Y4.
  • Figure 14(b) shows the voltage waveform applied to the scanning electrode Y4.
  • Figure 14(c) shows the differences between the voltage waveforms applied to the scanning electrode Y4 and the signal electrode X4 and thus across the display dot intersection of the electrodes Y4 and X4.
  • the number of variations in the voltages between the respective signal and scanning electrodes can be made more or less uniform by the line inversion driving method discussed above, but sufficient uniformity cannot be achieved depending on the display content of the liquid crystal panel, which leads to unevenness of display.
  • This invention is based on the discovery that display unevenness in a character or graphic pattern displayed on a liquid crystal panel, appears to be produced in conformity with the variations produced along the signal electrodes. Accordingly, there is provided a time during which selective voltage is not applied to any scanning electrode, and unevenness of display is eliminated by applying, to each of the signal electrodes, a compensating voltage having a magnitude based on these variations along the respective signal electrode.
  • a method of driving a liquid crystal panel comprising a plurality of scanning electrodes on a substrate and a plurality of signal electrodes on another substrate, between which substrates a liquid crystal layer is sandwiched, comprises applying scanning electrode driving waveforms consisting of selective and non-selective voltages to the scanning electrodes of the liquid crystal panel; applying lighting or non-lighting voltages to the plurality of signal electrodes; and periodically inverting polarities of the lighting and non-lighting voltages with respect to the non-selective voltages thereby to drive the liquid crystal panel, characterised by providing a compensating period for which the selective voltage is not applied to any one of the plurality of scanning electrodes; and, during the compensating period, applying a compensating voltage/time product to each of the signal electrodes of the liquid crystal panel, each compensating voltage/time product being selected in dependence on the number of variations in the polarities of the voltages applied to the respective signal electrode with respect to the non-selective voltages applied to the scanning electrodes during a
  • the compensating voltage having a combined magnitude and duration corresponding to the number of variations in the polarity of the voltage applied to the signal electrode with respect to the non selective voltages applied to the scanning electrodes during the compensating time for which the selective voltage is not applied to any one of the plurality of scanning electrodes. This compensates for any difference between the effective voltages applied to the display dots on the signal electrodes.
  • Tie liquid crystal panel 1 is constructed of a pair of substrates 2 and between which a liquid crystal layer is sandwiched. Scanning electrodes Y1 to Y6 are formed on the substrate 2 in the lateral direction. Signal electrodes X1 to X6 are formed on the substrate 3 in the vertical direction. Display dots are intersections of the scanning electrodes Y1 to Y6 and the signal electrodes X1 to X6. The hatched display dots are to be lit up, while the other display dots are not to be so lit up.
  • the liquid crystal panel 1 adopts a positive display mode in which the display dots are darkened with higher effective voltages impressed thereon. As shown, there are six scanning and six signal electrodes to simplify the explanation. In practice, a much larger number of electrodes would be provided on the liquid crystal panel. The configuration of this liquid crystal panel is the same as that of the prior art liquid crystal panel shown in Figure 11.
  • a first example of a driving method according to the invention is hereinafter described with reference to Figures 1 and 2.
  • voltages V0, V5, V4 and V3 are selective, lighting, non-selective and non-lighting voltages of a first group.
  • voltages V5, V0, V1 and V2 are selective, lighting, non-selective and non-lighting voltages of a second group.
  • the application of the first and second voltage groups is periodically changed over at arbitrarily chosen intervals.
  • the period is set as the sum of a display period and a compensating time TC.
  • the symbols T1 to T6 represent times during which the selective voltages of the first voltage group are applied to the respective scanning electrodes Y1 to Y6.
  • the symbols t1 to t6 represent times during which the selective voltages of the second voltage group are applied to the respective scanning electrodes Y1 to Y6.
  • Figure 1(a) shows a voltage waveform applied to the scanning electrode Y4.
  • the selective voltage V0(V5) is applied to the scanning electrode Y1 during the time T1 (t1), while the non-selective voltage V4 (V1) is applied to other scanning electrodes Y2 to Y6.
  • the scanning electrode to which the selective voltage is applied is said to be selected.
  • the scanning electrode to which the non-selective voltage is applied is said to be non-selected).
  • T2 (t2) to T6 (t6) the selection of the scanning electrode is also shifted from Y1 to Y2 to Y3 to Y4 to Y5 to Y6.
  • the times T1 to T6 represent the display period.
  • the times T1 (t1) to T6 are referred to as the display period and the time TC (tc) is referred to as the compensating time.
  • Figures 1(b) and 1(c) show voltage waveforms of signals applied to the signal electrodes X2 and X4, respectively, to achieve the display shown in Figure 2.
  • the signal voltage waveforms become lighting voltages during lighting of the display dots at the intersections of the signal electrodes X1 to X6 and the selected scanning electrodes Y1 to Y6 for a certain time.
  • the signal voltage waveforms then change to non-lighting voltages.
  • the lighting or non-lighting voltages are applied to the signal electrodes X1 to X6 for a time corresponding to the number of variations in the polarities of the voltages on the signal electrodes X1 to X6 with respect to the non-selective voltages for a constant period.
  • the voltage (lighting or non-lighting voltage in this example) applied to the signal electrodes X1 to X6 is different from the non-selective voltages applied to the scanning electrodes Y1 to Y6 during the compensating time TC (tc).
  • the time during which this different voltage is impressed is referred to as the application time.
  • a compensating voltage/time product is the product of the different voltage and the application time.
  • the compensating time is divided into a number of equal time periods, the number being not less than the maximum number of variations of polarity.
  • the application time is then equal to the product of the number of variations and the duration of one of the equal time periods.
  • the constant period for which the number of variations is counted may be an integral multiple of the sum of the compensating time and the pair of display times.
  • the constant period is a frame period F1 to F2.
  • the compensating time TC (tc) More specifically, in the case of the signal electrode X2, the number of variations in the polarity of the voltage on X2 with respect to the non-selective voltage is five. Hence, the lighting or non-lighting voltage is applied for a large part of the compensation time. in the case of the signal electrode X4, the number of variations in the polarity of the voltage on X4 with respect to the non-selective voltage is two. Hence, the lighting or non-lighting voltage is impressed for a small part of the compensation time.
  • the application time is exactly proportional to the number of inversions in the polarity. The application time is not so limited but may be obtained by experiment in accordance with the number of variations.
  • the liquid crystal panel 1 is driven by the driving waveforms described above.
  • Figures 3(a) to 3(c) and 4(a) to 4(c) illustrate waveforms of the voltages actually impressed on the display dot intersections on the liquid crystal panel 1 of Figure 2.
  • Figure 3(a) depicts the voltage waveform on the signal electrode X2 at its intersection with the scanning electrode Y4 when applying the signal voltage waveform of Figure 1(b) to the signal electrode X2 of Figure 2.
  • Figure 3(b) shows the voltage waveform on the scanning electrode Y4 at its position of intersection with the signal electrode X2 when applying the scanning voltage waveform of Figure 1(a) to the scanning electrode Y4 of Figure 2.
  • Figure 3(b) shows the voltage waveform on the scanning electrode Y4 at its position of intersection with the signal electrode X2 when applying the scanning voltage waveform of Figure 1(a) to the scanning electrode Y4 of Figure 2.
  • Figure 3(c) shows the differences between the waveforms of Figures 3(a) and 3(b). This is the waveform of voltage impressed on the display dot intersection X2/Y4.
  • Figure 4(a) shows the voltage waveform on the signal electrode X4 at its intersection with the scanning electrode Y4 when applying the signal voltage waveform of Figure 1(c) to the signal electrode X4 of Figure 2.
  • Figure 4(b) illustrates the voltage waveform on the scanning electrode Y4 at its intersection with the signal electrode X4 when applying the scanning voltage waveform of Figure 1(a) to the scanning electrode Y4 of Figure 2.
  • Figure 4(b) illustrates the voltage waveform on the scanning electrode Y4 at its intersection with the signal electrode X4 when applying the scanning voltage waveform of Figure 1(a) to the scanning electrode Y4 of Figure 2.
  • Figure 4(c) shows the differences between the waveforms of Figures 4(a) and 4(b). This is the waveform of voltage impressed on the display dot intersection X4/Y4.
  • unevenness of display can be substantially eliminated by increasing or decreasing the compensation voltage applied during the compensating time in accordance with the number of variations in the polarities of the voltages of the respective signal electrodes with respect to the non-selective voltages applied to the scanning electrodes during the display period.
  • FIG. 5 An embodiment of X driver circuit for carrying out the method of the invention with six signal electrodes X1 to X6 is shown in Figure 5.
  • An XSCL signal line is connected to operate shift registers S1-1 to S1-6 upon a fall of signal on the XSCL line. Data signals are fed to the shift register S1-1 and are shifted from shift register S1-1 to register S1-2 and so on, at each fall of XSCL signal.
  • the output of each of the shift registers S1-1 to S1-6 is taken to the input of a corresponding latch of a first group of latches L1-1 to L1-6 and to one input of a corresponding one of six Exclusive OR circuits EX-1 to EX-6.
  • An LP signal line is connected to operate the latches of the first group upon a fall of signal on the LP line.
  • the XSCL signal comprises a set of six pulses during each of the individual display time periods T1 to T6, respectively.
  • the LP signal comprises a similar pulse at the start of each such display time period and a set of seven pulses during the compensating time TC.
  • the XSCL and LP signals combined comprise a continuous series of pulses.
  • each of the latches L1-1 to L1-6 of the first group is to the other input of the respective one of the Exclusive OR circuits EX-1 to EX-6.
  • the latch circuits of the first group receive the output data from their corresponding shift registers upon the fall of the LP signal.
  • Each Exclusive OR circuit compares the data output from its shift register and from its latch of the first group and provides a "1" output when they do not agree.
  • the LP signal line is also connected to operate latches L2-1 to L2-6 of a second group so as to latch the output of their corresponding Exclusive OR circuits EX-1 to EX-6 upon a rise of the LP signal.
  • the latch circuits L2-1 to L2-6 of the second group also have a pre-set function provided by an input from a D/ C ⁇ signal line which carries a "1" signal during the display period and not during the compensating time.
  • This pre-set function ensures that the latch circuits of the second group output a "1" signal unconditionally whenever the D/ C ⁇ signal is "0", that is during the compensating time.
  • the output of each of the latches L2-1 to L2-6 of the second group is taken to an enable input of a corresponding one of six counter circuits CNT-1 to CNT-6.
  • the D/ C ⁇ signal line is connected to an up/not down (U/ D ⁇ ) input of each of the counters CNT-1 to CNT-6.
  • the counter circuit acts as an incremental counter and adds +1.
  • the D/ C ⁇ signal is down and the U/ D ⁇ input is "0", so that the counter circuit acts as a decremental counter and adds -1 upon the fall of the LP signal.
  • the input E to the counter circuit is "0"
  • Control of this timing is achieved by connecting the LP signal line to the counter circuits CNT-1 to CNT-6 through an AND circuit AN whose other input is the inverse of the DOUT signal line.
  • the DOUT signal is up during the last part of the display period before compensating time, corresponding to the display time T6. This masks the LP signal from the counter circuits CNT-1 to CNT-6 just before compensating time.
  • each counter is output to a corresponding one of six OR circuits OR-1 to OR-6 which pass on the data to one input of a corresponding one of six selector circuits SEL-1 to SEL-6.
  • the other input of each selector circuit is taken from the output of the corresponding latch of the first group L1-1 to L1-6.
  • the D/ C ⁇ signal line is connected to each selector circuit so that each of the latter gives an output which is that of the latch of the first group when D/ C ⁇ signal is "1" (display period) and which is that of the contents of the counter circuit through the OR circuit when D/ C ⁇ signal is "0" (compensating time).
  • each of the selector circuits SEL-1 to SEL-6 is taken to a corresponding one of six analog switches SW1 to SW6. These receive "1" and “0” inputs of lighting voltage V0 or V5 and non-lighting voltage V2 or V3, respectively. According to the output of the corresponding selector circuit, the lighting or non-lighting voltage is passed on to the corresponding X electrode.
  • Selection of lighting and non-lighting voltages is by means of a frame signal FR applied to two analog switches SW7 and SW8. These two switches receive as inputs, the lighting voltages V0 and V5, and the non-lighting voltages V2 and V3, respectively.
  • the FR signal is "0”
  • the lighting voltage V5 and the non-lighting voltage V3 are chosen for connection to the switches SW1 to SW6.
  • the FR signal is "1”
  • the voltages are V0 and V2.
  • the timing chart of Figure 6 illustrates the operation of the driver circuits.
  • shift registers S1-1 to S1-6 receive data concerning the following selected dot on the scanning electrode at the trailing edge of the XSCL signal.
  • the Exclusive OR circuits analyse whether the data in the shift registers and latches of the first group correspond and transmit resultant data to the latches of the second group at the leading edge of the LP signal.
  • the latches of the first group receive data from the corresponding shift registers at the trailing edge of the LP signal.
  • the counter circuits count up +1 if their corresponding latches of the second group output "1". This is repeated throughout the display period when the D/ C ⁇ signal is "1".
  • each counter circuit counts how frequently the voltage applied to the corresponding X electrode changes from lighting to non-lighting.
  • each counter circuit acts as a decremental counter and adds -1 at the trailing edge of the LP signal.
  • the OR circuits repeatedly output “1” until the corresponding count is “0" in the counter.
  • the compensation voltage is either V0 or V5 depending upon the level of the frame signal FR.
  • the input voltages V2 and V3 in Figure 5 are derived from switches SW9 and SW10, respectively.
  • the switch SW9 is controlled by the D/ C ⁇ signal to connect a V1 supply to the V2 terminal when D/ C ⁇ is "0" (compensating time) and a V2 supply to the V2 terminal when D/ C ⁇ is "1" (display period).
  • the switch SW10 connects a V4 supply to the V3 terminal when D/ C ⁇ is "0" and a V3 supply when the D/ C ⁇ is "1".
  • the X driver circuit outputs the same voltage waveform as the conventional one during the display period. During compensating time, the lighting voltage is applied for a longer time to the signal electrode which has more frequently changed from lighting to non-lighting voltage during the display period then to a signal electrode which has not changed so frequently.
  • the AND circuit AN corrects the term of the compensating time. Without it, the last LP signal before the compensating time would reduce the count in each of the counters by one and shorten the compensating voltage duration.
  • FIG. 8 An embodiment of Y driver circuit for use with the X driver circuit of Figure 5 is shown in Figure 8.
  • the LP signal line is connected to operate shift registers S2-1 to S2-6 upon a fall of signal on the LP line.
  • a DIN signal which defines the start of each frame is input to the shift register S2-1 and shifted to the next register upon the fall of each LP signal.
  • the output of the last shift register S2-6 is the DOUT signal.
  • Each of the shift registers S2-1 to S2-6 is connected to a corresponding one of six analog switches SW11 to SW16 and thus selects either selective voltage V5 or V0 or non-selective voltage V1 or V4 for application to the corresponding Y electrode.
  • the frame signal FR is used to control analog switches SW17 and SW18 so that the selection of voltages V5 and V1 or V0 and V4 may be made
  • the D/ C ⁇ signal is derived from a circuit shown in Figure 9.
  • the signal DIN is applied to a flip flop circuit F to set the flip flop to "1".
  • the signal DOUT re-sets the flip flop to "0".
  • the flip flop output D/C-1 is applied to a D flip flop circuit DF which is controlled by the trailing edge of the LP signal.
  • the DIN signal at the start of a frame sets the flip flop F to provide a D/C-1 signal of "1".
  • An LP signal for the first part T1 of the display period falls and the D flip flop circuit DF outputs a D/ C ⁇ signal of "1" which continues until both the D/C-1 signal and the LP signal have fallen.
  • the D/C-1 signal falls when the flip flop F is re-set by the DOUT signal at the start of the last part T6 of the display period starts.
  • the LP signal falls again at the start of the compensating time.
  • D/ C ⁇ signal from the D flip flop circuit DF falls at the start of the compensating time.
  • the voltages impressed on the signal electrodes X1 to X6 during the compensating time TC (tc) are the lighting or non-lighting voltages. This is intended to restrict the number of voltages supplied to the liquid crystal panel 1. If necessary, however, these may be replaced by an arbitrary voltage giving the same compensation voltage, being the product of the arbitrary voltage and the application time.
  • the voltage waveform is rectangular in this example but may assume other arbitrary shapes.
  • the compensating time TC may also be increased or decreased as the necessity arises.
  • the present invention is also applicable to a driving method which uses the line inversion driving method by which the polarities are inverted more often than once per frame period.
  • the line inversion driving method in the second example ( Figure 10) is such that the first and second voltage groups are changed over thrice per frame period, that is every time two of the scanning electrodes have been selected.
  • Figure 10(a) illustrates the waveform of a signal voltage applied to the signal electrode X2 of Figure 2.
  • Figure 10(b) depicts the waveform of a voltage applied to the scanning electrode Y4 of Figure 2.
  • Figure 10(c) shows the differences between the waveforms of Figures 10(a) and 10(b) with dotted lines showing attenuation, and the actual waveform of voltage applied to the display dot intersection X2/Y4 by solid lines.
  • the voltage applied to signal electrode X2 during time T2 is V5, the lighting voltage of the first group.
  • the voltage changes to V2, the non-lighting voltage of the second group.
  • the non-selective voltage V4 applied to scanning electrode Y4 ( Figure 10(b)) changes to the non-selective voltage V1 of the second group.
  • the voltage applied changes to V3, the non-lighting voltage of the first group.
  • the compensating voltage corresponding to the attenuation is applied during the compensating times Tc and tc, thereby substantially compensating for the reduction in the effective voltage of the display dot.
  • unevenness of display can be removed even when employing the line inversion driving method.
  • a new FR signal is derived which changes switches SW7, SW8, SW17 and SW18 more frequently than once per frame, in the disclosed method, three times during the six part display period.
  • the changes of voltage are synchronised with the LP signal, but not during the compensating time.
  • a circuit detects the change of FR signal and indicates this by means of a signal DET.
  • One of an additional six Exclusive OR circuits then receives the output of each Exclusive OR circuit EX-1 to EX-6 and compares this with the signal DET, sending on the result to the latch of the second group. Thus a correct count of voltage changes to be compensated is made.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal (AREA)
EP91300271A 1990-01-16 1991-01-15 Method of driving a liquid crystal panel Expired - Lifetime EP0438262B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2006677A JPH03210525A (ja) 1990-01-16 1990-01-16 液晶パネルの駆動方法
JP6677/90 1990-01-16

Publications (3)

Publication Number Publication Date
EP0438262A2 EP0438262A2 (en) 1991-07-24
EP0438262A3 EP0438262A3 (en) 1993-03-17
EP0438262B1 true EP0438262B1 (en) 1996-06-26

Family

ID=11644996

Family Applications (1)

Application Number Title Priority Date Filing Date
EP91300271A Expired - Lifetime EP0438262B1 (en) 1990-01-16 1991-01-15 Method of driving a liquid crystal panel

Country Status (4)

Country Link
EP (1) EP0438262B1 (ko)
JP (1) JPH03210525A (ko)
KR (1) KR910014866A (ko)
DE (1) DE69120433T2 (ko)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3335560B2 (ja) 1997-08-01 2002-10-21 シャープ株式会社 液晶表示装置および液晶表示装置の駆動方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1581221A (en) * 1976-06-15 1980-12-10 Citizen Watch Co Ltd Matrix driving method for electro-optical display device
JPS62157010A (ja) * 1985-12-29 1987-07-13 Toshiba Corp 液晶パネル駆動装置
JPS63240528A (ja) * 1987-03-27 1988-10-06 Matsushita Electric Ind Co Ltd 液晶パネルの駆動方法
JP2906057B2 (ja) * 1987-08-13 1999-06-14 セイコーエプソン株式会社 液晶表示装置

Also Published As

Publication number Publication date
EP0438262A3 (en) 1993-03-17
EP0438262A2 (en) 1991-07-24
JPH03210525A (ja) 1991-09-13
DE69120433T2 (de) 1996-10-24
DE69120433D1 (de) 1996-08-01
KR910014866A (ko) 1991-08-31

Similar Documents

Publication Publication Date Title
KR100194402B1 (ko) 데이터전극 구동회로, 주산전극 구동회로, 액정표시장치 및 그구동방법
US5298914A (en) Circuit for driving a liquid crystal display device and method for driving same
KR100220959B1 (ko) 액정구동방법 및 액정표시장치
EP0374845B1 (en) Method and apparatus for driving a liquid crystal display panel
KR100361465B1 (ko) 액정 패널 구동 방법 및 그 장치
KR100378757B1 (ko) 액정표시패널의그레이쉐이드구동장치
KR0154251B1 (ko) 액티브 매트릭스 방식의 표시장치
US5119085A (en) Driving method for a liquid crystal panel
EP0661683B1 (en) Liquid crystal display panel driving device
US5184118A (en) Liquid crystal display apparatus and method of driving same
US5151690A (en) Method and apparatus for driving a liquid crystal display panel
EP0438262B1 (en) Method of driving a liquid crystal panel
JPH03130797A (ja) 表示制御装置
EP0632425A1 (en) Addressing a matrix of bistable pixels
EP0441591B1 (en) A method for driving a liquid crystal panel
EP0431628B1 (en) Liquid crystal display device
KR100332333B1 (ko) 디스플레이장치
EP0708956B1 (en) Multiplex addressing using auxiliary pulses
JPH07104707A (ja) 液晶表示装置
EP0614563B1 (en) Liquid-crystal display device
JPH04338716A (ja) 液晶パネルの駆動方法及びカラー液晶パネルの駆動方法及び液晶表示装置
JPH0915556A (ja) 液晶駆動方法および液晶表示装置
JPH04274286A (ja) 液晶表示装置
JP2001166279A (ja) 液晶表示装置
JPH0651271A (ja) 液晶表示装置の駆動方法

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB NL

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB NL

17P Request for examination filed

Effective date: 19930726

17Q First examination report despatched

Effective date: 19941215

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB NL

REF Corresponds to:

Ref document number: 69120433

Country of ref document: DE

Date of ref document: 19960801

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20080115

Year of fee payment: 18

Ref country code: DE

Payment date: 20080110

Year of fee payment: 18

Ref country code: GB

Payment date: 20080109

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20080108

Year of fee payment: 18

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20090115

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee

Effective date: 20090801

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090801

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20091030

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090115

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090801

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090202