EP0614563B1 - Liquid-crystal display device - Google Patents

Liquid-crystal display device Download PDF

Info

Publication number
EP0614563B1
EP0614563B1 EP93921094A EP93921094A EP0614563B1 EP 0614563 B1 EP0614563 B1 EP 0614563B1 EP 93921094 A EP93921094 A EP 93921094A EP 93921094 A EP93921094 A EP 93921094A EP 0614563 B1 EP0614563 B1 EP 0614563B1
Authority
EP
European Patent Office
Prior art keywords
line
voltage
value
column
rms
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP93921094A
Other languages
German (de)
French (fr)
Other versions
EP0614563A1 (en
Inventor
Theo L. Welzen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Citizen Watch Co Ltd
Original Assignee
Citizen Watch Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Citizen Watch Co Ltd filed Critical Citizen Watch Co Ltd
Publication of EP0614563A1 publication Critical patent/EP0614563A1/en
Application granted granted Critical
Publication of EP0614563B1 publication Critical patent/EP0614563B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • G09G3/3622Control of matrices with row and column drivers using a passive matrix
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0209Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display

Definitions

  • the present invention relates to a display device, comprising a liquid-crystal material between two support plates held at a defined spacing from one another and having surfaces facing one another, a pattern of N line electrodes being provided on one surface and a pattern of column electrodes on the other surface in which the line electrodes cross the column electrodes and a matrix of display elements is thus formed at the position of the crossovers, and the device comprises a control circuit for presenting square-wave data signals to the column electrodes and a line-scanning circuit for periodically scanning the line electrodes and presenting square-wave line selection voltages signals.
  • the first reference shows an addresssable matrix which consists of liquid crystals defined by the crossing regions of row and column electrodes.
  • the state of such a liquid crystal is related to the magnitude of electrical signals applied to those electrodes and to the number of elements in the matrix.
  • the electric signals are modified according to the number of elements in the matrix so that the operating margin between on and off potentials can be maximized.
  • a certain number of columns are scanned and energized in succession while the states of the certain number of elements displayed in each row are prestored and ciculated in a register for that row. Via a circuit the voltage levels for on and off are determined to be applied to the row electrode according to each bit in the register and an elector is operated as each column in turn is scanned.
  • the second reference shows a very similar device where the scanning electrodes are formed on one of two subtrates between which a liquid-crystal-layer is interposed.
  • Scanning electrode voltage driving wave forms consisting of selective and non-selective voltages are applied to the scanning electrodes of the liquid-crystal-panel.
  • Such display devices are normally operated with multiplex addressing in accordance with the so-called RMS mode.
  • the picture elements are switched from a first state to a second state which is optically different therefrom with the aid of the line-scanning circuit which periodically scans the line electrodes with a line-selection pulse of magnitude V s and with the aid of the control circuit for presenting data signals to the column electrodes, which control circuit feeds data voltages of magnitude +/- V d to the column electrodes for the time in which a line electrode is scanned, in such a way that the optical state which is achieved in a display element is determined by the so-called root-mean-square (RMS) voltage value across the element concerned.
  • RMS root-mean-square
  • Figure 2 diagrammatically shows a transmission-voltage characteristic of a picture cell belonging to this display device.
  • Figure 1 diagrammatically shows a portion of a matrix-oriented display device 1 having N max selection lines (row electrodes) 2 and describes the operating principle of the abovementioned RMS multiplex address method.
  • This address method is generally referred to as "line-at-a-time" RMS multiplex addressing.
  • the information to be displayed is presented on the data lines (column electrodes) 3.
  • the display elements 4 are in an on state or an off state.
  • the picture information (data voltage +/- V d ) is supplied synchronously with the selection of the lines or row electrodes with the aid of the line-selection voltage V s .
  • the line 2 a is selected for a period t 1 (also referred to as line time), which line, together with the information then present on the data lines 3 a , 3 b , 3 c (i.e. +/- V d ) determines the optical state of the picture elements 4 aa , 4 bb , 4 cc .
  • the line 2 b is selected for the period t 1 .
  • the information then present on the data lines 3 determines the state of the picture elements 4 ba , 4 bb , 4 bc .
  • the display element responds to the cumulative effect of a number of address pulses (or selection pulses).
  • a liquid-crystal display element responds in the same way as if it has been addressed by a sinusoidal or square-wave signal having the same RMS voltage value as that of the 'on' and 'off' voltages V 2 and V 1 given by the expressions (1) and (2).
  • the maximum number of selection lines N max is related to the value of the ratio V 2 /V 1 (threshold steepness).
  • FRAME RESPONSE This multi-line addressing is used to reduce or to eliminate the so-called "FRAME RESPONSE” behavior.
  • "FRAME RESPONSE” behavior results in loss of contrast and brightness.
  • N max is in turn determined in accordance with expression (3) derived for RMS behavior occurring.
  • the actual RMS voltage value for an "on" element (or selected display element) in a column in which all the picture elements are in the "on” state may differ from the RMS voltage value for a selected display element in a column in which the picture elements are, for example, alternately "on” and "off".
  • crosstalk or “ghost” phenomena
  • ghost perceptible in highly multiplexed dot-matrix liquid-crystal display devices.
  • This method makes use of a special polarity change sequence in which the polarities of the address-voltage signals always change in sign after scanning 2 lines during the raster scan. The start position of these polarity changes is also changed or shifted for successive frames.
  • the object of the invention which will be described in this patent application is to provide a display device in which the abovementioned crosstalk effect is reduced as much as possible without making use of special polarity-change sequences.
  • the control circuit should comprise a "counter unit” which registers the number of "on” -"off" transistions in each column of the matrix of the display device.
  • the (increasing) loss in RMS voltage value over a certain picture element as a consequence of a (increasing) number of "on"-"off" transistions in the column concerned can be compensated for by using a modified (or higher) amplitude of the data voltage during the raster scan.
  • FIG. 3 diagrammatically shows the way in which the voltage V lc across an LC element (represented as a capacitor C) increases with time on presenting a voltage jump of V in in the presence of a resistor R.
  • V RMS 2 (V in 2 /T) ⁇ T C (1 - exp(-t/ ⁇ )) 2 dt
  • V RMS 2 1 - ⁇ /2T * (exp(-2T/ ⁇ ) - 1) + 2 ⁇ /T * (exp(-T/ ⁇ ) - 1)
  • the effective (RMS) voltage is determined by the number of square-wave voltages and therefore, in reality, by the number of passages through zero.
  • Figure 4B diagrammatically shows the voltage across element B with the assumption that only one "on"-"off” transition occurs in column j.
  • V RMS V RMS
  • a data-voltage amplitude which is higher than prescribed according to the Alt and Pleshko relationships (in which case ideal, undeformed square-wave voltage signals are assumed).
  • the height of the data-voltage levels for compensating for V RMS losses can, however, also be determined experimentally by means of transmission (or brightness) measurement of an "on" element as a function of the number of "on"-"off" transitions.
  • transmission (or brightness) measurement of an "on” element as a function of the number of "on"-"off" transitions.
  • the number of voltage levels required can be reduced appreciably because the use of one and the same V d value in the case of, for example, X au and (X au + 1) transitions does not necessarily result in visually perceptible brightness differences.
  • V d values are used for columns with different X au values during the raster scan.
  • V RMS losses as a consequence of "on"-"off" transitions can also be achieved by using the same V d value during the scanning of the N-line matrix for columns having different X au values and by presenting a voltage pulse whose amplitude V j (X au ) is dependent on the X au value in the column concerned simultaneously to the separate columns j after every frame scan for a certain time interval t x (for example, equal to the line time t 1 ).
  • t x for example, equal to the line time t 1 .
  • the height of the voltage pulse to be supplied V j (X au ) can be determined relatively simply experimentally with the aid of transmission measurements according to a procedure such as is described for the determination of the different column voltages V d (X au ) which are used in the first-mentioned compensation method.
  • the polarities of both the data signals and of the line-select signals should change in sign, for example after every raster time; this is done in order to prevent the occurrence of direct-voltage components. In practice, this polarity change is often used after a certain number of line times, the number being less than N.
  • X au can therefore be better interpreted as the number of changes in polarity of V d during a raster time or, still more generally, as the number of times the level of the data voltage changes.
  • FM is described, inter alia, in SID Digest of Technical Papers XIV, pages 32-33, 1983.
  • a disadvantage of FM is the occurrence of "flicker" in fast-switching liquid-crystal display devices.
  • PWM is described, inter alia, in SID Digest of Technical Papers XI, pages 28-29, 1980.
  • PWM has, inter alia, the disadvantage that highfrequency signals are necessary for a large number of grey levels.
  • a third method of achieving grey levels makes use of pulse-height modulation (PHM) and is essentially used in display devices in which each picture element is provided with an active electronic switch such as, for example, a thin-film transistor.
  • PPM pulse-height modulation
  • a grey level is in fact achieved for a picture element by supplying the element concerned with a voltage having a certain amplitude.
  • This method cannot, however, readily be used in the matrix display devices which are described in this patent application and which are addressed by the line-at-a-time or multi-line RMS addressing.
  • V on 2 (V s + V d ) 2 /N + (N - 2)*V d 2 /N + (f*V d ) 2 /N
  • V on 2 (V s + V d ) 2 /N + (N - 2)*V d 2 /N + (f*V d ) 2 /N
  • the loss in RMS voltage can be compensated for by supplying a voltage pulse to the column concerned after each frame scan (for, for example, a line time t 1 ).
  • a voltage pulse for, for example, a line time t 1 .
  • the height of this voltage pulse is dependent on the number of elements in the column concerned having a particular grey level, expressed, for example, in the value of the factor f, in which case completely "on” and completely “off” may also be regarded as grey levels.
  • the height of the voltage pulse can in principle be determined (or calculated) by deriving expressions under these circumstances for, for example, the RMS voltage of an "on” and an “off” element and equating the RMS voltage values calculated in this way to those according to expressions (1) and (2).
  • EXAMPLE 4-line matrix, in which one "on" element and three picture elements having different grey levels (or f values) occur in a particular column.
  • a 5th line is, as it were, added to the 4-line matrix. This line does not actually need to be present: it is a virtual line.
  • V on 2 (S 5 + D 5 ) 2 /5 + (f i *D 5 ) 2 /5 + (f 2 *D 5 ) 2 /5 + (f 3 *D 5 ) 2 /5 + V c 2 /5
  • f i *D 5 is the amplitude of the data voltage which is supplied to the element i concerned having a grey value with parameter value f i .
  • V c 2 /5 arises because, during selection of the 5th (virtual) line, a certain voltage is presented to the column.
  • V f1 2 (S 5 + f 1 *D 5 ) 2 /5 + D 5 2 /5 + (f 2 *D 5 ) 2 /5 + (f 3 *D 5 ) 2 /5 + V c 2 /5
  • V f1 2 (S 4 + f 1 *D 4 ) 2 /4 + (4/4)*D 4 2 - (1/4)*(f 1 *D 4 ) 2
  • V c SQRT((N+1)/N) * SN
  • D N+1 SQRT((N+1)/N) * DN.
  • the height of the voltage pulse V c to be supplied (to the column concerned), which ensures that grey levels can be achieved with the aid of PHM while maintaining the correct RMS voltages of the "on" and "off” elements, can be determined.
  • the device comprises an electronic circuit unit which registers the accosicated value of the parameter X au (j), which is defined in the above mentioned description, for each column j of the matrix of display element s and for each raster scan.
  • the display device of the present invention is further characterized in that during the raster scan, the amplitude V d of the data voltage +/- V d (which is across a picture element during the non-select period in the case of the given description of the line-at-a-time addressing) is different for columns having a different X au value.
  • multi-level data voltages are ures; for example, for 3-line addressing, 4 voltage levels will be used with 2 different amplitudes; +/- V 3 and +/- V 3 /3.
  • V 3 the value of V 3 will be chosen as different, as mentioned above.

Description

The present invention relates to a display device, comprising a liquid-crystal material between two support plates held at a defined spacing from one another and having surfaces facing one another, a pattern of N line electrodes being provided on one surface and a pattern of column electrodes on the other surface in which the line electrodes cross the column electrodes and a matrix of display elements is thus formed at the position of the crossovers, and the device comprises a control circuit for presenting square-wave data signals to the column electrodes and a line-scanning circuit for periodically scanning the line electrodes and presenting square-wave line selection voltages signals.
Display devices of that kind are known from GB 2 020 875 A or US 5 151 690 A. The first reference shows an adressable matrix which consists of liquid crystals defined by the crossing regions of row and column electrodes. The state of such a liquid crystal is related to the magnitude of electrical signals applied to those electrodes and to the number of elements in the matrix. The electric signals are modified according to the number of elements in the matrix so that the operating margin between on and off potentials can be maximized. A certain number of columns are scanned and energized in succession while the states of the certain number of elements displayed in each row are prestored and ciculated in a register for that row. Via a circuit the voltage levels for on and off are determined to be applied to the row electrode according to each bit in the register and an elector is operated as each column in turn is scanned.
The second reference shows a very similar device where the scanning electrodes are formed on one of two subtrates between which a liquid-crystal-layer is interposed. Scanning electrode voltage driving wave forms consisting of selective and non-selective voltages are applied to the scanning electrodes of the liquid-crystal-panel.
Such display devices are normally operated with multiplex addressing in accordance with the so-called RMS mode.
The method of addressing (based on the so-called RMS behavior of the liquid-crystal material) is described, inter alia, by Alt and Pleshko in IEEE Trans. El. Dev. ED 21, 1974, pages 146-155, by Neahing and Kmetz in IEEE Trans. El. Dev. ED 26, 1979, pages 795-802, and by Kawakami et al. in SID-IEEE Record of Biennial Display Conference, 1976, pages 50-52. This method of addressing is regarded as the commonest for the addressing of liquid-crystal display devices which are constructed as a matrix of picture elements such as that described above, in which no active electronic switch (such as, for example, thin-film transistor) is used for each picture element.
With this method of addressing, the picture elements are switched from a first state to a second state which is optically different therefrom with the aid of the line-scanning circuit which periodically scans the line electrodes with a line-selection pulse of magnitude Vs and with the aid of the control circuit for presenting data signals to the column electrodes, which control circuit feeds data voltages of magnitude +/- Vd to the column electrodes for the time in which a line electrode is scanned, in such a way that the optical state which is achieved in a display element is determined by the so-called root-mean-square (RMS) voltage value across the element concerned.
The RMS voltage value V2 for the selected display elements, i.e., the display elements in the on state, is given by: V22 = (Vs + Vd)2/N + (N - 1) * Vd2/N
The RMS voltage value V1 for the unselected display elements, i.e., the display elements in the off state is given by: V12 = (Vs - Vd)2/N + (N - 1) * Vd2/N
Figure 2 diagrammatically shows a transmission-voltage characteristic of a picture cell belonging to this display device.
Alt and Pleshko derived relationships which, for a given value of the ratio S = V2/V1 (also referred to as threshold steepness in the transmission-voltage characteristic), show how great the maximum number of lines Nmax is which can be addressed by this method while retaining a predetermined contrast, and the way in which the voltage Vs of the line selection pulse and the data voltages +/- Vd must be chosen in order to achieve this. These relationships are as follows: Nmax = {(S2 + 1)/(S2 - 1)}2 (Vs/Vd)2 = Nmax Vd2 = V12 * {0.5/(1 - Q)} where Q2 = Nmax -1
If the line selection voltage Vs and the data voltage Vd are now chosen in accordance with the expressions (2) and (3), and if Nmax lines are used, the resulting RMS voltage across a selected picture element will be equal to V2 and the resulting RMS voltage across an unselected picture element will be equal to V1.
A greater degree of multiplexing, in other words a higher value of Nmax, requires a steeper slope in the transmission-voltage characteristic, i.e., a value of the quantity S = V2/V1 closer to 1.0.
With the so-called "SUPER-TWISTED" liquid-crystal effects at present known (and already used), very high Nmax values can be achieved because the threshold steepness S of the transmission-voltage characteristic of these effects has a value which is very close to the limit value of 1.0.
Figure 1 diagrammatically shows a portion of a matrix-oriented display device 1 having Nmax selection lines (row electrodes) 2 and describes the operating principle of the abovementioned RMS multiplex address method. This address method is generally referred to as "line-at-a-time" RMS multiplex addressing.
The information to be displayed is presented on the data lines (column electrodes) 3. There are display elements 4 situated at the position of the crossover points of the selection lines 2 and the data lines 3. Depending on the information presented on the data lines 3, the display elements 4 are in an on state or an off state. The picture information (data voltage +/- Vd) is supplied synchronously with the selection of the lines or row electrodes with the aid of the line-selection voltage Vs. Thus, starting from the time instant t1 the line 2a is selected for a period t1 (also referred to as line time), which line, together with the information then present on the data lines 3a, 3b, 3c (i.e. +/- Vd) determines the optical state of the picture elements 4aa, 4bb, 4cc.
During this period t1 in which the line 2a is selected, there is a voltage +/- Vd across all the other picture elements which correspond to the line electrodes 2b, 2c, etc.
Starting from the time instant t2 (where t2 - t1 = t1) the line 2b is selected for the period t1. The information then present on the data lines 3 (i.e. +/- Vd) determines the state of the picture elements 4ba, 4bb, 4bc.
After this line time t1, the next line is then selected. The entire picture is thus written in line by line. After the last line of the matrix has been selected, the entire cycle is repeated (so-called "repeated scan procedure"). The duration of a single write-in cycle is referred as the raster time or frame time tf:tf = N * t1, where N is the number of lines which are successively scanned in this way.
In this RMS address method, it is important that both the rise time and the fall time (or the switching time for transition to the 'on' or the 'off' state, respectively) of the optical effect are much greater than the raster time. Under these conditions, the display element responds to the cumulative effect of a number of address pulses (or selection pulses). In this case, a liquid-crystal display element, in particular, responds in the same way as if it has been addressed by a sinusoidal or square-wave signal having the same RMS voltage value as that of the 'on' and 'off' voltages V2 and V1 given by the expressions (1) and (2).
As already discussed, the maximum number of selection lines Nmax is related to the value of the ratio V2/V1 (threshold steepness).
Recently novel address schemes have been described which, in contrast to the "line-at-a-time" addressing described above, make use of "multi-line-at-a-time" selection of line electrodes during the raster time.
This multiline addressing is described in:
  • 1. Dutch Patent Application 9200606 in the name of Welzen;
  • 2. The Proceedings of SID-IEEE Display Conference, Boston (USA), May '92, pages 228-231, authors: Scheffer and Clifton.
  • 3. The Proceedings of SID-IEEE Display Conference, Boston (USA), May '92, pages 232-235, authors: Ihara et al.
  • This multi-line addressing is used to reduce or to eliminate the so-called "FRAME RESPONSE" behavior. Said characteristic "FRAME RESPONSE" behavior occurs, in particular, in the case of fast-switching liquid-crystal display devices having a high degree of multiplexing (= large number of lines to be multiplexed) and having the standard line-at-a-time addressing. "FRAME RESPONSE" behavior results in loss of contrast and brightness.
    With multi-line addressing, simultaneous selection of a plurality of lines takes place during the scanning of the matrix. These factors have the consequence that the single, high selection pulse which is necessary in line-at-a-time addressing for each line during each raster time is replaced by a plurality of smaller pulses which are regularly distributed over the raster time.
    Both the occurrence of a plurality of separate selection pulses having a shortened pulse duration and the lower voltage levels of said selection pulses in multi-line addressing reduce or eliminate the "FRAME RESPONSE" behavior and ensure that the optical effect exhibits RMS behavior.
    With a suitable choice of the voltage form (and amplitude) of the selection voltage and of the data wave signals, multi-line addressing does not lead to a reduction in the maximum number of lines to be addressed. For a given transmission-voltage characteristic with a steepness V2/V1, Nmax is in turn determined in accordance with expression (3) derived for RMS behavior occurring.
    Both in the case of the line-at-a-time and in the case of multi-line addressing, the actual RMS voltage value for an "on" element (or selected display element) in a column in which all the picture elements are in the "on" state may differ from the RMS voltage value for a selected display element in a column in which the picture elements are, for example, alternately "on" and "off".
    This difference is due, inter alia, to resistive and capacitive effects as a result of which the address-voltage signals supplied (and in particular the data signals) are applied in a more or less "deformed" manner across the picture elements concerned.
    It will be apparent that this 'deformation' results in a reduction in the RMS voltage value and that this reduction in the RMS voltage value across a picture element becomes greater as more "on"-"off" transitions (always including the "off"-"on" transitions) occur in a column. For the transmission characteristic, shown in Figure 2, of a so-called negative-contrast display device (in which the unselected, or "off", elements have a low transmission and the selected, or "on", elements have a high transmission), these factors can result in perceptible brightness differences between "on" elements in columns having different picture contents (or having a different number of "on"-"off" transitions).
    These brightness differences (generally referred to as "crosstalk" or "ghost" phenomena) are, in particular, perceptible in highly multiplexed dot-matrix liquid-crystal display devices.
    A method of reducing crosstalk due to differences in data-voltage patterns (the so-called vertical crosstalk) has recently been described in the Proceedings of SID-IEEE Display Conference, Las Vegas (USA), May '90, pages 412-415, authors: Kaneka et al.
    This method makes use of a special polarity change sequence in which the polarities of the address-voltage signals always change in sign after scanning 2 lines during the raster scan. The start position of these polarity changes is also changed or shifted for successive frames.
    The object of the invention which will be described in this patent application is to provide a display device in which the abovementioned crosstalk effect is reduced as much as possible without making use of special polarity-change sequences.
    For this purpose the display device of the invention is characterized in that the display device comprises an electronic circuit unit generating grey values by means of pulse-height modulation and which registers the associated value of the parameter Xau (j) which is defined as the number of times the level of the data voltage changes for each column j of the matrix of display elements and for each raster scan, whereby during the raster scan, the amplitude Vd of the data voltage +/- Vd, which is across a picture element during the non-select period in the case of the given description of the line-at-a-time addressing is different for columns having a different Xau value and the chosen value of Vd is greater to the extent that Xau is greater and, in particular, in accordance with a relationship Vd = Vd(Xau) which is determined by proceeding from the requirement that picture elements which are assumed to be in the same state but occur in columns with a different Xau value must have equal, or virtually equal VRMS voltages, further the same Vd value is used for a range of Xau values, viz. from Xau up to and including (Xau + n) where n = 1, 2, 3, and that an appropriate voltage whose amplitude (AMPc) is determined by the Xau value of the column concerned is presented to the separate columns for a certain time interval after each raster scan, whereby the same AMPc value is used for a range of Xau values, viz. from Xau up to and including (Xau + n) where n = 1,2,3,.... .
    The control circuit should comprise a "counter unit" which registers the number of "on" -"off" transistions in each column of the matrix of the display device.
    The (increasing) loss in RMS voltage value over a certain picture element as a consequence of a (increasing) number of "on"-"off" transistions in the column concerned can be compensated for by using a modified (or higher) amplitude of the data voltage during the raster scan.
    It is also possible to carry out this compensation not by using a modified data voltage during the raster scan but, of example, presenting a voltage pulse whose magnitude is determined by the number of "on"-"off" transistions in the column concerned simultaneously to the separate columns, after every frame scan for a certain time interval (for example, equal to the line time t1).
    The presentation of these voltage pulses and the abovementioned different data voltages may take place by means of the driver ICs which are used in the multi-line addressing.
    BRIEF DESCRIPTION OF DRAWINGS
  • Figure 1 shows a portion of a matrix-oriented display device;
  • Figure 2 shows a transmission characteristic of so-called negative-contrast display device;
  • Figure 3 shows a relationship between the voltage VLC across an LC element and time elapsed; and
  • Figures 4A and 4B show waveforms of voltages across an element A and B, respectively.
  • Best Mode for Carrying Out the Invention
    The invention with which the crosstalk effect can be reduced will now be explained in greater detail.
    In this description use will be made of the line-at-a-time addressing. The invention is, however, not limited to line-at-a-time addressing and anyone who is to some extent familiar with this specialist field can establish that the invention can also be used for multi-line addressing.
    Figure 3 diagrammatically shows the way in which the voltage Vlc across an LC element (represented as a capacitor C) increases with time on presenting a voltage jump of Vin in the presence of a resistor R. The time dependence of Vlc is given as: Vlc = Vin * (1 - exp(-t/τ)) where τ is the RC time constant.
    The RMS voltage value follows from: VRMS 2 = (Vin 2/T)∫T C (1 - exp(-t/τ))2dt
    After some mathematics, the following expression is found for the RMS voltage value (normalized with respect to Vin): VRMS 2 = 1 - τ/2T * (exp(-2T/τ) - 1) + 2τ/T * (exp(-T/τ) - 1)
    For practical values of τ and T (such as those which will occur in 'real' display devices) it can be assumed that τ/T << 1, and consequently expression (8) can be reduced to: VRMS 2 = 1/T * (T - 3τ/2)
    If a square-wave voltage sequence is involved which has square-waves having durations of T1, T2 ... Tn, where T1 + T2 + ... Tn = TT, the resulting VRMS is given by: VRMS 2 = (T1 - 3τ/2)/TT + (T2 - 3τ/2)/TT + ... + (Tn - 3τ/2)/TT = 1 - n * 3τ/2TT Thus, the effective (RMS) voltage is determined by the number of square-wave voltages and therefore, in reality, by the number of passages through zero.
    Consider, for example, 2 selected elements A and B in column i and column j, respectively, of the dot-matrix display device, the elements in column i being alternately "on" and "off". The voltage across element A during a raster time can be reproduced diagrammatically as shown in Figure 4A.
    Figure 4B diagrammatically shows the voltage across element B with the assumption that only one "on"-"off" transition occurs in column j.
    The deformation of the square-wave voltages (as a consequence of the RC behavior as explained on page 8) is reproduced diagrammatically both in Figure 4A and in Figure 4B. It will be clear that the VRMS of element A is less than the RMS voltage associated with element B.
    This reduction in VRMS can be compensated for by making use of a data-voltage amplitude which is higher than prescribed according to the Alt and Pleshko relationships (in which case ideal, undeformed square-wave voltage signals are assumed).
    For column i and column j, different data-voltage levels will then have to be used.
    How large these voltage levels should be in order to compensate for the loss in VRMS (in order to achieve equal VRMS voltages for the elements A and B, and also for any randomly selected element in a random column k having a random number of "on"-"off" transitions) can be derived if the extent of deformation of the square-wave voltages is known.
    The height of the data-voltage levels for compensating for VRMS losses can, however, also be determined experimentally by means of transmission (or brightness) measurement of an "on" element as a function of the number of "on"-"off" transitions. In this connection a procedure to be followed may be as follows:
  • 1. Determine the transmission of an "on" element in a column having only selected picture elements; this transmission value serves as reference value.
  • 2. Then determine, as a function of the number of "on"-"off" transitions, the data-voltage level that should be set in order to achieve the reference transmission mentioned under 1. for an "on" element.
  • The relationship Vd = Vd(Xau) is thus determined experimentally (Xau = number of "on"-"off" transitions).
    In principle, a large number of data-voltage levels are required with this compensation method, and this can be achieved with multi-level TFT column drivers.
    In practice, the number of voltage levels required can be reduced appreciably because the use of one and the same Vd value in the case of, for example, Xau and (Xau + 1) transitions does not necessarily result in visually perceptible brightness differences.
    For the practical implementation of this compensation method, it is therefore useful to determine the range of "on"-"off" transitions: Xau up to and including (Xau + n) where n = 1, 2, 3, ... for which one and the same Vd voltage can be used without all these factors giving rise to perceptible brightness differences.
    In the compensation method described above, different Vd values are used for columns with different Xau values during the raster scan.
    Compensation for VRMS losses as a consequence of "on"-"off" transitions can also be achieved by using the same Vd value during the scanning of the N-line matrix for columns having different Xau values and by presenting a voltage pulse whose amplitude Vj(Xau) is dependent on the Xau value in the column concerned simultaneously to the separate columns j after every frame scan for a certain time interval tx (for example, equal to the line time t1). During this time interval tx, one and the same voltage, for example the non-select line voltage (which, according to the address scheme shown in Figure 1, is equal to zero) is fed to all the rows. The height of the voltage pulse to be supplied Vj(Xau) can be determined relatively simply experimentally with the aid of transmission measurements according to a procedure such as is described for the determination of the different column voltages Vd(Xau) which are used in the first-mentioned compensation method.
    In connection with the practical implementation of this second compensation method, it is also now the case that it is useful to determine the range of "on"-"off" transitions: Xau up to and including (Xau + n), where n = 1, 2, 3, ... for which one and the same Vj voltage can be used without all these factors resulting in perceptible brightness differences.
    For the line-at-a-time addressing, the polarities of both the data signals and of the line-select signals should change in sign, for example after every raster time; this is done in order to prevent the occurrence of direct-voltage components. In practice, this polarity change is often used after a certain number of line times, the number being less than N.
    This means that the number of "on"-"off" transitions (including the transitions "off"-"on") no longer needs to be equal to the number of changes in polarity of Vd (or changes in the Vd level) as is reproduced diagrammatically in Figure 1 and Figure 4.
    In the description of both compensation methods, Xau can therefore be better interpreted as the number of changes in polarity of Vd during a raster time or, still more generally, as the number of times the level of the data voltage changes.
    This last interpretation of Xau is, in particular, of importance for multi-line addressing.
    The idea of presenting voltage pulses having different amplitudes to the separate columns after each frame scan can also be used to achieve grey values in display devices having a dot-matrix structure such as those described in this patent application.
    This will be explained below in greater detail.
    At present grey levels are produced by frame modulation (FM) or by pulse-width modulation (PWM).
    FM is described, inter alia, in SID Digest of Technical Papers XIV, pages 32-33, 1983. A disadvantage of FM is the occurrence of "flicker" in fast-switching liquid-crystal display devices. PWM is described, inter alia, in SID Digest of Technical Papers XI, pages 28-29, 1980. PWM has, inter alia, the disadvantage that highfrequency signals are necessary for a large number of grey levels.
    A third method of achieving grey levels makes use of pulse-height modulation (PHM) and is essentially used in display devices in which each picture element is provided with an active electronic switch such as, for example, a thin-film transistor. In such actively controlled matrix display devices, a grey level is in fact achieved for a picture element by supplying the element concerned with a voltage having a certain amplitude. This method cannot, however, readily be used in the matrix display devices which are described in this patent application and which are addressed by the line-at-a-time or multi-line RMS addressing.
    All this is connected with the fact that any change in the amplitude of the column voltage is 'felt' by all the elements in the column concerned. Suppose, for example, that, in a particular column, and element is to have a grey level which is achieved by presenting a data voltage of magnitude f*Vd, where -1 <= f <= +1, during the line-selection time (line-at-a-time addressing is assumed for simplicity). For an "on" element in this column, it is then true that: Von 2 = (Vs + Vd)2/N + (N - 2)*Vd 2/N + (f*Vd)2/N
    In other words, according to expression (11), the RMS voltage of an "on" element is dependent on the (absolute) value of the parameter f. Obviously, this is undesirable.
    The loss in RMS voltage can be compensated for by supplying a voltage pulse to the column concerned after each frame scan (for, for example, a line time t1). In that case it is generally true that the height of this voltage pulse is dependent on the number of elements in the column concerned having a particular grey level, expressed, for example, in the value of the factor f, in which case completely "on" and completely "off" may also be regarded as grey levels.
    Given this number of 'grey' element and their respective grey value, the height of the voltage pulse can in principle be determined (or calculated) by deriving expressions under these circumstances for, for example, the RMS voltage of an "on" and an "off" element and equating the RMS voltage values calculated in this way to those according to expressions (1) and (2).
    The following example serves to illustrate the procedure which can be followed in this case. In this example, it is assumed that the compensation pulse Vc is supplied for a line time t1.
    EXAMPLE: 4-line matrix, in which one "on" element and three picture elements having different grey levels (or f values) occur in a particular column.
    For the 4-line matrix, the RMS voltage of an "on" element (and of an "off" element) is given according to the Alt and Pleshko line-at-a-time address scheme by: Von 2 = (S4 + D4)2/4 + 3*D42/4 Voff 2 = (S4 - D4)2/4 + 3*D42/4 where: S4 = D4 * SQRT(4);
    S4 = line-select voltage and D4 = data voltage.
    In achieving grey values with PHM (and, consequently, using a compensation voltage pulse), a 5th line is, as it were, added to the 4-line matrix. This line does not actually need to be present: it is a virtual line.
    The "on" element in this example now has the following RMS voltage: Von 2 = (S5 + D5)2/5 + (fi*D5)2/5 + (f2*D5)2/5 + (f3*D5)2/5 + Vc2/5 where: fi*D5 is the amplitude of the data voltage which is supplied to the element i concerned having a grey value with parameter value fi.
    The contribution Vc2/5 arises because, during selection of the 5th (virtual) line, a certain voltage is presented to the column.
    The value of Vc can be derived from the requirement: Von 2 according to (12) = Von 2 according to (14).
    On choosing S5 = S4 * SQRT(5/4) and D5 = D4 * SQRT(5/4) we find that: 3*D42/4 = (1/5)*(f1*D4)2*(5/4) + (1/5)*(f2*D4)2*(5/4) + (1/5)*(f3*D4)2*(5/4) + Vc2/5 Or: Vc2/5 = D42 * (3 - f12- f22 - f32)/4 Vc2/5 = D42 * (3 - Σfi2)/4
    Thus, if Vc is chosen in accordance with expression (19), the resulting Von 2 will be identical to that according to expression (12). If we had considered an "off" element instead of an "on" element, the result would have been identical. Consider, for example, the element having a grey level corresponding to f1. The RMS voltage Vf1 of this element is given by: Vf12 = (S5 + f1*D5)2/5 + D52/5 + (f2*D5)2/5 + (f3*D5)2/5 + Vc2/5
    After substituting expressions (18), (15) and (16) in (20), it is found that: Vf1 2 = (S4 + f1*D4)2/4 + (4/4)*D42 - (1/4)*(f1*D4)2
    With S4 = SQRT(4) * D4, we find that: Vf1 2 = {8 + 2*SQRT(4)*f1} * D42/4
    It is also true that: Von 2 = {8 + 2*SQRT(4)) * D42/4
    If we compare expression (22) with (23) it follows that for f1 < 1, the RMS voltage Vf1 2 is in fact less than Von 2. It is possible to set up (more general) equations for the general case of an N-line matrix. The value of Vc can then be derived by a procedure such as that described above, in which case, inter alia, the choice made will be: SN+1 = SQRT((N+1)/N) * SN, and DN+1 = SQRT((N+1)/N) * DN. Suppose that the ith element in a certain column should be "on". The RMS voltage of this element if the 'virtual' (N+1)-line matrix is addressed then becomes:
    Figure 00170001
    After substituting the above relationships between SN+1 and SN and between DN+1 and DN in expression (24) and equating this expression to that according to the standard Alt and Pleshko RMS addressing of N-lines:
    Von 2 = (SN + DN)2/N + (N-1)*DN 2/N, where SN 2 = N * DN 2, it is found that:
    Figure 00180001
    Figure 00180002
    where the factor fi = 1 is included in this last summation. In other words, given the information content (of a particular column), the height of the voltage pulse Vc to be supplied (to the column concerned), which ensures that grey levels can be achieved with the aid of PHM while maintaining the correct RMS voltages of the "on" and "off" elements, can be determined.
    One of the typical embodiment of the display device of the present invention, is characterized in that the device comprises an electronic circuit unit which registers the accosicated value of the parameter Xau(j), which is defined in the above mentioned description, for each column j of the matrix of display element s and for each raster scan.
    And the display device of the present invention is further characterized in that during the raster scan, the amplitude Vd of the data voltage +/- Vd (which is across a picture element during the non-select period in the case of the given description of the line-at-a-time addressing) is different for columns having a different Xau value.
    In the case of multi-line addressing, there is no question of a bi-level data voltage +/- Vd, but multi-level data voltages are ures; for example, for 3-line addressing, 4 voltage levels will be used with 2 different amplitudes; +/- V3 and +/- V3/3.
    Note that, the value of V3 will be chosen as different, as mentioned above.

    Claims (1)

    1. Display device comprising a liquid-crystal material between two support plates held at a defined spacing from one another and having surfaces facing one another, a pattern of N line electrodes being provided on one surface and a pattern of column electrodes on the other surface, in which the line electrodes cross the column electrodes and a matrix of display elements is thus formed at the position of the crossovers and the device comprises a control circuit for presenting square-wave data signals to the column electrodes and a line scanning circuit for periodically scanning the line electrodes and presenting square-wave line-selection voltage signals;
      characterized in that the display device comprises an electronic circuit unit generating grey values by means of pulse-height modulation and which registers the associated value of the parameter Xau (j) which is defined as the number of times the level of the data voltage changes for each column j of the matrix of display elements and for each raster scan, whereby during the raster scan, the amplitude Vd of the data voltage +/- Vd, which is across a picture element during the non-select period in the case of the given description of the line-at-a-time addressing is different for columns having a different Xau value and the chosen value of Vd is greater to the extent that Xau is greater and, in particular, in accordance with a relationship Vd = Vd (Xau) which is determined by proceeding from the requirement that picture elements which are assumed to be in the same state but occur in columns with a different Xau value must have equal, or virtually equal VRMS voltages, further the same Vd value is used for a range of Xau values, viz. from Xau up to and including (Xau + n) where n = 1, 2, 3, and that an appropriate voltage whose amplitude (AMPc) is determined by the Xau value of the column concerned is presented to the separate columns for a certain time interval after each raster scan, whereby the same AMPc value is used for a range of Xau values, viz. from Xau up to and including (Xau + n) where n = 1,2,3, ... .
    EP93921094A 1992-09-30 1993-09-30 Liquid-crystal display device Expired - Lifetime EP0614563B1 (en)

    Applications Claiming Priority (3)

    Application Number Priority Date Filing Date Title
    NL9201692A NL9201692A (en) 1992-09-30 1992-09-30 Reduction of Vertical "Cross-talk" in Dot-Matrix Liquid-Crystal Displays, and Realization of Gray Levels using Pulse-Height Modulation.
    NL9201692 1992-09-30
    PCT/JP1993/001403 WO1994008330A1 (en) 1992-09-30 1993-09-30 Liquid-crystal display device

    Publications (2)

    Publication Number Publication Date
    EP0614563A1 EP0614563A1 (en) 1994-09-14
    EP0614563B1 true EP0614563B1 (en) 1999-01-13

    Family

    ID=19861323

    Family Applications (1)

    Application Number Title Priority Date Filing Date
    EP93921094A Expired - Lifetime EP0614563B1 (en) 1992-09-30 1993-09-30 Liquid-crystal display device

    Country Status (6)

    Country Link
    EP (1) EP0614563B1 (en)
    JP (1) JPH07501636A (en)
    KR (1) KR100343381B1 (en)
    DE (1) DE69323059T2 (en)
    NL (1) NL9201692A (en)
    WO (1) WO1994008330A1 (en)

    Families Citing this family (1)

    * Cited by examiner, † Cited by third party
    Publication number Priority date Publication date Assignee Title
    US6693613B2 (en) * 2001-05-21 2004-02-17 Three-Five Systems, Inc. Asymmetric liquid crystal actuation system and method

    Family Cites Families (3)

    * Cited by examiner, † Cited by third party
    Publication number Priority date Publication date Assignee Title
    GB2020875B (en) * 1978-05-03 1982-03-03 Marconi Co Ltd Addressable matrices
    US5151690A (en) * 1987-08-13 1992-09-29 Seiko Epson Corporation Method and apparatus for driving a liquid crystal display panel
    EP0345399B1 (en) * 1988-06-07 1994-08-03 Sharp Kabushiki Kaisha Method and apparatus for driving capacitive display device

    Also Published As

    Publication number Publication date
    DE69323059D1 (en) 1999-02-25
    JPH07501636A (en) 1995-02-16
    NL9201692A (en) 1994-04-18
    EP0614563A1 (en) 1994-09-14
    WO1994008330A1 (en) 1994-04-14
    KR100343381B1 (en) 2002-11-30
    DE69323059T2 (en) 1999-07-15

    Similar Documents

    Publication Publication Date Title
    US5136282A (en) Ferroelectric liquid crystal apparatus having separate display areas and driving method therefor
    EP0366117B1 (en) Liquid crystal apparatus
    KR100246150B1 (en) Liquid crystal display device and method for driving the same
    EP0358486B1 (en) Method of driving a liquid crystal display
    US6147792A (en) Light modulating devices
    EP0621579B1 (en) Temperature Dependent Multi Interlace Address Liquid Crystal Apparatus
    US5691739A (en) Driving device for a liquid crystal display which uses compensating pulses to correct for irregularities in brightness due to cross talk
    US6597335B2 (en) Liquid crystal display device and method for driving the same
    JPH10325946A (en) Optical modulation device
    EP0587913B1 (en) Liquid-crystal display device with addressing scheme to achieve high contrast and high brightness values while maintaining fast switching
    EP0614563B1 (en) Liquid-crystal display device
    US6069603A (en) Method of driving a matrix display device
    US5959602A (en) Liquid-crystal display with addressing scheme to achieve high contrast and high brightness values while maintaining fast switching
    JP3896874B2 (en) Driving method of electro-optic element
    US5400049A (en) Display control device with compensation for rounded or ringing waveforms
    US6028579A (en) Driving method for liquid crystal devices
    US6850251B1 (en) Control circuit and control method for display device
    KR100627995B1 (en) Matrix display device adapted to display video signals from different video standards
    JPH08241060A (en) Liquid crystal display device and its drive method
    JP2637515B2 (en) Liquid crystal device and driving method of liquid crystal element
    EP0431628B1 (en) Liquid crystal display device
    JPH1124043A (en) Liquid crystal display device and its driving method
    JPH04274286A (en) Liquid-crystal display

    Legal Events

    Date Code Title Description
    PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

    Free format text: ORIGINAL CODE: 0009012

    17P Request for examination filed

    Effective date: 19940520

    AK Designated contracting states

    Kind code of ref document: A1

    Designated state(s): DE FR GB

    17Q First examination report despatched

    Effective date: 19960618

    GRAG Despatch of communication of intention to grant

    Free format text: ORIGINAL CODE: EPIDOS AGRA

    GRAG Despatch of communication of intention to grant

    Free format text: ORIGINAL CODE: EPIDOS AGRA

    GRAH Despatch of communication of intention to grant a patent

    Free format text: ORIGINAL CODE: EPIDOS IGRA

    GRAH Despatch of communication of intention to grant a patent

    Free format text: ORIGINAL CODE: EPIDOS IGRA

    GRAA (expected) grant

    Free format text: ORIGINAL CODE: 0009210

    AK Designated contracting states

    Kind code of ref document: B1

    Designated state(s): DE FR GB

    REF Corresponds to:

    Ref document number: 69323059

    Country of ref document: DE

    Date of ref document: 19990225

    ET Fr: translation filed
    PLBE No opposition filed within time limit

    Free format text: ORIGINAL CODE: 0009261

    STAA Information on the status of an ep patent application or granted ep patent

    Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

    26N No opposition filed
    REG Reference to a national code

    Ref country code: GB

    Ref legal event code: IF02

    PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

    Ref country code: FR

    Payment date: 20020910

    Year of fee payment: 10

    PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

    Ref country code: GB

    Payment date: 20020925

    Year of fee payment: 10

    PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

    Ref country code: DE

    Payment date: 20021011

    Year of fee payment: 10

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: GB

    Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

    Effective date: 20030930

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: DE

    Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

    Effective date: 20040401

    GBPC Gb: european patent ceased through non-payment of renewal fee

    Effective date: 20030930

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: FR

    Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

    Effective date: 20040528

    REG Reference to a national code

    Ref country code: FR

    Ref legal event code: ST