EP0435578A2 - Hochfrequenzverstärker mit niedriger Verzerrung - Google Patents
Hochfrequenzverstärker mit niedriger Verzerrung Download PDFInfo
- Publication number
- EP0435578A2 EP0435578A2 EP90314019A EP90314019A EP0435578A2 EP 0435578 A2 EP0435578 A2 EP 0435578A2 EP 90314019 A EP90314019 A EP 90314019A EP 90314019 A EP90314019 A EP 90314019A EP 0435578 A2 EP0435578 A2 EP 0435578A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- distortion
- output
- radio
- amplifier
- frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
- H03F1/3247—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits using feedback acting on predistortion circuits
Definitions
- This invention relates to a low-distortion radio-frequency (including microwave and milimeterwave frequencies) amplifying apparatus equipped with a distortion compensating circuit for compensating a distortion generated due to the non-linearity of input and output characteristics of a radio-frequency amplifier.
- FIG. 7 of the accompanying drawings shows a conventional low-distortion radio-frequency amplifying circuit disclosed in, for example, Japanese Patent Laid-Open Publication No. 5240/1977.
- reference numeral 1 designates an input terminal; 2, an output terminal; 10, a distortion compensating circuit; and 40, a solid state power amplifier.
- the distotion compensating circuit 10 includes a divider 12 for distributing an input signal to each of three receiving elements, a distortion generating amplifier 20, linear amplifiers 21, 22, variable attenuators 25a, 25b, 25c, 25d, a distortion extracting combiner 30 for combining the output of the distortion generating amplifier 20 and the output of the linear amplifier 21 in opposite phases to extract a distortion, and a combiner 31 for combining the distortion component extracted by the distortion extracting combiner 30 and the output of the linear amplifier 22 in opposite phases.
- an input signal inputted to the input terminal 1 is divided into the three amplifiers 20, 21, 22 by the divider 12.
- a first output of the divider 12 is introduced to the distortion generating amplifier 20.
- the signal, with a distortion component, amplified by the distortion generating amplifier 20 is introduced to the distortion extracting combiner 30.
- a second output of the divider 12 is introduced to the linear amplifier 21 via the variable attenuator 25b and is thereby amplified without generationg distortion component, whereupon this amplified output is introduced to the distortion extracting combiner 30.
- the output of the distortion generating amplifier 20, which output contains a distortion component is combined with the output of the linear amplifier 21, which output contains no distortion component, in opposite phases.
- the distortion component of the output of the distortion generating amplifier 20 is extracted, and this extracted output is introduced to the combiner 31 via the variable attenuator 25c.
- the amount of attenuation of the variable attenuator 25a is set in such a manner that the amplitudes of the two signal components to be combined would be equal.
- a third output of the divider 12 is introduced to the linear amplifier 22 via the variable attenuator 25d and is thereby amplified without containing a distortion component, whereupon this amplified output is introduced to the combiner 31.
- the output of the distortion compensating circuit 10 is inputted to the solid state power amplifier 40 where amplification is performed so as to cancel a distortion component generated in the solid state power amplifier 40. This resulting output is outputted to the output terminal 2.
- the amount of distortion generated in the distortion generating amplifier 20 of the distortion compensating circuit 10 must normally be equal to the amount of distortion generated in the solid state power amplifier 40, irrespective of the output power of the solid state power amplifier 40.
- FIG. 8 of the accompanying drawings is a graph showing the output power dependency of a 3rd intermodulation distortion contained in the output of the solid state power amplifier 40.
- a solid line represents a characteristic in the presence of the solid state power amplifier 40 alone
- a dotted line represents a characteristic when the solid state power amplifier 40 is equipped with the distortion compensating circuit 10.
- the distortion near a particular output power can be compensated, but it is difficult to compensate a distortion over a wide dynamic range. This is because the amount of distortion generated in the distortion generating amplifier 20 cannot be equal to the amount of distortion generated in the solid state power amplifier 40 over a wide dynamic range.
- a low-distortion radio-frequency amplifying apparatus equipped with a distortion compensating circuit for compensating a distortion generated due to a non-linearity of input and output characteristics of a radio-frequency amplifier, the apparatus comprising: detecting means for detecting an envelope level of the input or output of the radio-frequency amplifier; and a control means for varying a distortion compensating characteristic of the distortion compensating circuit according to the detected envelope level.
- a low-distortion radio-frequency amplifying apparatus equipped with a distortion compensating circuit for compensating a distortion generated due to a non-linearity of input and output characteristics of a radio-frequency amplifier, the apparatus comprising: detecting means for detecting an average power of the input or output of the radio-frequency amplifier or a signal corresponding to the average power; and a control means for varying the distortion compensating characteristic of the distortion compensating circuit according to the detected average power.
- the distortion compensating circuit is controlled to an optimum by the envelope level of the input or output of the amplifier whose distortion is to be compensated, or by a signal corresponding to the envelope detection output, it is possible to compensate a distortion generated in the amplifier over a wide dynamic range.
- the distortion compensating circuit is controlled to an optimum by the average power of the input or output of the amplifier whose distortion is to be compensated, or by a signal corresponding to the average power, it is possible to compensate a distortion generated in the amplifier over a wide dynamic range.
- reference numeral 1 designates an input terminal; 2, an output terminal; 10, a distortion compensating circuit; 40, a solid state power amplifier whose distortion is to be compensated; 50, a directional coupler; 51, an envelope detecting circuit; and 52, a control circuit for controlling the distortion compensating circuit 10.
- an input signal inputted to the input terminal 1 is inputted to the solid state power amplifier 40 where an amplification is performed so as to cancel a distortion generated in the solid state power amplifier 40.
- This resulting output is outputted to the output terminal 2.
- a part of the output of the solid state power amplifier 40 is taken out by the directional coupler 50 and is envelope-detected by the envelope detecting circuit 51.
- This detection output is introduced to the control circuit 52 to control the distortion compensating circuit 10.
- setting of the characteristic of the distortion compensating circuit 10 is controlled to an optimum according to the envelope detection output.
- reference numeral 1 designates an input terminal; 2, an output terminal; 10, a distortion compensating circuit; 40, a solid state power amplifier; 50, a directional coupler 51, an envelope detecting circuit; and 52, a control circuit for controlling the distortion compensating circuit 10.
- the distortion compensating circuit 10 includes a divider 12 for distributing an input signal to each of three receiving elements, a distortion generating amplifier 20, linear amplifiers 21, 22, variable attenuators 25a, 25b, 25c, 25d, a distortion extracting combiner 30 for combining the output of the distortion generating amplifier 20 with the output of the linear amplifier 21 in opposite phases to extract a distortion, and a combiner 31 for combining the distortion component, which is extracted by the distortion extracting combiner 30, with the output of the linear amplifier 22 in opposite phases.
- the control circuit 52 controls the amount of attenuation of each of the variable attenuators 25a, 25b, 25c, 25d in such a manner that the characteristic of the distortion compensating circuit 10 is set to an optimum according to the envelope detection output.
- FIG. 3 is a characteristic graph showing the output power dependency of a third intermodulation distortion contained in the output of the solid state power amplifier 40.
- a solid line represents a characteristic in the presence of the solid state power amplifier 40 alone
- dotted lines represent characteristics when the distortion compensating circuit 10 is equipped with the solid state power amplifier 40.
- controlling of the distortion compensating circuit is performed by the envelope level of the output of the solid state power amplifier 40.
- the characteristic at the moment is indicated by the thick dotted line d in FIG. 3, indicating that a distortion can be compensated over a wide dynamic range.
- FIG. 4 shows another embodiment in which a different distortion compensating circuit is controlled.
- reference numeral 1 designates an input terminal; 2, an output terminal; 10, a distortion compensating circuit; 40, a solid state power amplifier; 50, a directional coupler; 51, an envelope detecting circuit; and 52, a control circuit for controlling the distortion compensating circuit 10.
- the distortion compensating circuit 10 includes dividers 11a, 11b each for distributing an input signal to two receiving elements, a distortion generating amplifier 20, a linear amplifier 21, variable attenuators 25a, 25b, 25c, 25d, a distortion extracting combiner 30 for combining the distortion generating amplifier 20 and the output of the linear amplifier 21 in opposite phases to extract an distortion, and a combiner 31 for combining the distortion component, which is extracted by the distortion extracting combiner 30, with the output of the linear amplifier 22 in opposite phases.
- variable attenuators 25a, 25b, 25c, 25d By varying the amount of attenuation of each of the variable attenuators 25a, 25b, 25c, 25d according to the envelope detection output by the control circuit 52, it is possible to compensate a distortion generated in the solid state power amplifier 40 over a wide dynamic range by the distortion compensating circuit 10.
- the distortion compensating circuit 10 may be controlled continuously according to the output power of the solid state power amplifier 40 or may be controlled as switched for each power range.
- the distortion compensating circuit 10 is controlled by the envelope detection output of the output of the solid state power amplifier 40.
- the distortion compensating circuit 10 may be controlled by the envelope detection output of the input of the solid state power amplifier 40.
- the distortion compensating circuit 10 may be controlled by a signal corresponding to the envelope detection output of the input or output of the solid state power amplifier 40, as shown in FIG. 5.
- reference numeral 60 designates a mixer; and 61, an RF signal source.
- a base band signal inputted to the input terminal 1 is converted in frequency by the mixer 60, using the RF signal source 61 as a local frequency signal.
- the modulated signal is passed through the distortion compensating circuit 10, is amplified by the solid state power amplifier 40 and is outputted to the output terminal 2.
- the base band signal inputted to the input terminal 1 corresponds to the envelope detection output of the input of the solid state power amplifier 40; a part of this base band signal is inputted to the control circuit 52 of the distortion compensating circuit 10 to control the distortion compensating circuit 10.
- the distortion compensating circuit is controlled by the envelope detection output of the input or output of the solid state power amplifier 40. If the power of the input or input of the solid state power amplifier fluctuates gently with respect to time, the distortion compensating circuit may be controlled by an average power, as shown in FIG. 6.
- reference numeral 70 designates a power meter. A part of the signal inputted to the input terminal 1 and taken out by the directional coupler 50 is inputted to the power meter 70, and then the power meter 70 generates a signal proportional to the average power. According to this resulting signal, the control circuit 52 controls the distortion compensating circuit 10.
- the distortion compensating circuit may be controlled by a signal corresponding to an average power. For example, if the frequency of carriers for input to the amplifier is proportional to an average power, the distortion compensating circuit may be controlled based on the information concerning the frequency of carriers from the external (e.g., a modulator) of the apparatus.
- the distortion compensating circuit is controlled by the envelope level of the input or output of the amplifier whose distortion is to be compensated or by a signal corresponding to the envelope detection output in such a manner that the characteristic of the distortion compensating circuit can be set to an optimum, it is possible to compensate a distortion generated in the amplifier over a wide dynamic range, thus guaranteeing an improved low-distortion radio-frequency amplifying apparatus.
- the distortion compensating circuit is controlled by an average power of the input or output of the amplifier whose distortion is to be compensated or by a signal corresponding to the average power in such a manner that the characteristic of the distortion compensating circuit can be set to an optimum, it is also possible to compensate a distortion generated in the amplifier over a wide dynamic range, thus guaranteeing an improved low-distortion radio-frequency amplifying apparatus.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1341052A JPH07101820B2 (ja) | 1989-12-27 | 1989-12-27 | 低歪高周波増幅装置 |
JP341052/89 | 1989-12-27 |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0435578A2 true EP0435578A2 (de) | 1991-07-03 |
EP0435578A3 EP0435578A3 (en) | 1991-12-04 |
EP0435578B1 EP0435578B1 (de) | 1995-11-22 |
Family
ID=18342791
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP90314019A Expired - Lifetime EP0435578B1 (de) | 1989-12-27 | 1990-12-20 | Hochfrequenzverstärker mit niedriger Verzerrung |
Country Status (4)
Country | Link |
---|---|
US (1) | US5151664A (de) |
EP (1) | EP0435578B1 (de) |
JP (1) | JPH07101820B2 (de) |
DE (1) | DE69023753T2 (de) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2655219A1 (fr) * | 1989-11-28 | 1991-05-31 | Gen Electric | Dispositif de linearisation a predistorsion a action directe. |
WO1994015395A1 (en) * | 1992-12-23 | 1994-07-07 | Siemens Telecomunicazioni S.P.A. | Procedure and circuit for adaptive compensation of the gain distortions of a microwave amplifier with linearizer |
DE19529267A1 (de) * | 1995-08-09 | 1997-02-13 | Rohde & Schwarz | Kompensationsanordnung für einen Fernseh-HF-Leistungsverstärker |
EP1039631A1 (de) * | 1999-03-23 | 2000-09-27 | Alcatel | Vor- und Nachentzerrungsschaltung und Verfahren, insbesondere für ein Mikrowellenradiofrequenzsystem |
US6717980B1 (en) | 1999-05-24 | 2004-04-06 | Koninklijke Philips Electronics N.V. | Reduction of transmitter induced cross modulation in a receiver |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5510743A (en) * | 1994-07-14 | 1996-04-23 | Panasonic Technologies, Inc. | Apparatus and a method for restoring an A-level clipped signal |
US5809400A (en) * | 1996-06-21 | 1998-09-15 | Lucent Technologies Inc. | Intermodulation performance enhancement by dynamically controlling RF amplifier current |
DE69918824T2 (de) * | 1998-05-06 | 2004-11-25 | Hill-Rom Services, Inc., Batesville | Matratze/kissenaufbau |
EP1032121A1 (de) * | 1999-02-26 | 2000-08-30 | Koninklijke Philips Electronics N.V. | Elektronisches Gerät mit einem Leistungsverstärker |
KR100746348B1 (ko) * | 2000-04-21 | 2007-08-03 | 소니 가부시끼 가이샤 | 왜곡보상장치 |
JP2002111398A (ja) * | 2000-09-29 | 2002-04-12 | Sony Corp | 歪補償装置及び歪補償方法 |
US6794938B2 (en) * | 2002-03-19 | 2004-09-21 | The University Of North Carolina At Charlotte | Method and apparatus for cancellation of third order intermodulation distortion and other nonlinearities |
US7212584B2 (en) * | 2002-08-05 | 2007-05-01 | Hitachi Kokusai Electric Inc. | Distortion compensator |
EP1460767B1 (de) * | 2003-03-18 | 2005-05-25 | Telefonaktiebolaget LM Ericsson (publ) | Funksender |
US7062234B2 (en) * | 2003-07-28 | 2006-06-13 | Andrew Corporation | Pre-distortion cross-cancellation for linearizing power amplifiers |
JP4524160B2 (ja) * | 2004-09-03 | 2010-08-11 | 矢崎総業株式会社 | プリディストーションリニアライザシステムの設計方法 |
JP2006203271A (ja) * | 2005-01-17 | 2006-08-03 | Toshiba Corp | 歪み発生回路および高周波回路 |
US10652065B2 (en) * | 2018-09-19 | 2020-05-12 | Apple Inc. | Systems and methods for compression distortion compensation for wireless signals |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0040127A1 (de) * | 1980-05-14 | 1981-11-18 | L.G.T. Laboratoire General Des Telecommunications | Signalübertragungsanordnung mit einer Schaltung zur Vorkorrektur nichtlinearer Produkte |
FR2517494A1 (fr) * | 1981-11-27 | 1983-06-03 | Thomson Csf | Dispositif de correction automatique d'intermodulation produite par un amplificateur de signaux haute frequence dans un emetteur a bande laterale unique |
EP0132760A2 (de) * | 1983-07-22 | 1985-02-13 | Fujitsu Limited | FET-Leistungsverstärker |
US4879519A (en) * | 1988-10-31 | 1989-11-07 | American Telephone And Telegraph Company, At&T Bell Labs | Predistortion compensated linear amplifier |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2109336A5 (de) * | 1970-10-13 | 1972-05-26 | Thomson Csf | |
DE3002995C2 (de) * | 1979-02-13 | 1983-09-29 | Nippon Telegraph & Telephone Public Corp., Tokyo | Anpassbares Entzerrungssystem |
US4331928A (en) * | 1980-06-02 | 1982-05-25 | Rockwell International Corporation | Referenced phase RF feedback linear amplifier |
JPS59128837A (ja) * | 1983-01-14 | 1984-07-25 | Nec Corp | バ−スト信号用自動利得制御回路 |
JPS60171831A (ja) * | 1984-02-16 | 1985-09-05 | Fujitsu Ltd | 混変調補償装置 |
US4574248A (en) * | 1984-05-07 | 1986-03-04 | Rockwell International Corporation | RF Power amplifier for use with VHF transceivers |
JPS61187424A (ja) * | 1985-02-14 | 1986-08-21 | Fujitsu Ltd | 歪補償回路 |
JPH01314006A (ja) * | 1988-06-13 | 1989-12-19 | Fujitsu Ltd | 歪補償回路 |
JPH02131606A (ja) * | 1988-11-12 | 1990-05-21 | Nec Corp | 非線形補償回路 |
-
1989
- 1989-12-27 JP JP1341052A patent/JPH07101820B2/ja not_active Expired - Fee Related
-
1990
- 1990-12-20 DE DE69023753T patent/DE69023753T2/de not_active Expired - Fee Related
- 1990-12-20 EP EP90314019A patent/EP0435578B1/de not_active Expired - Lifetime
- 1990-12-26 US US07/633,950 patent/US5151664A/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0040127A1 (de) * | 1980-05-14 | 1981-11-18 | L.G.T. Laboratoire General Des Telecommunications | Signalübertragungsanordnung mit einer Schaltung zur Vorkorrektur nichtlinearer Produkte |
FR2517494A1 (fr) * | 1981-11-27 | 1983-06-03 | Thomson Csf | Dispositif de correction automatique d'intermodulation produite par un amplificateur de signaux haute frequence dans un emetteur a bande laterale unique |
EP0132760A2 (de) * | 1983-07-22 | 1985-02-13 | Fujitsu Limited | FET-Leistungsverstärker |
US4879519A (en) * | 1988-10-31 | 1989-11-07 | American Telephone And Telegraph Company, At&T Bell Labs | Predistortion compensated linear amplifier |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2655219A1 (fr) * | 1989-11-28 | 1991-05-31 | Gen Electric | Dispositif de linearisation a predistorsion a action directe. |
WO1994015395A1 (en) * | 1992-12-23 | 1994-07-07 | Siemens Telecomunicazioni S.P.A. | Procedure and circuit for adaptive compensation of the gain distortions of a microwave amplifier with linearizer |
AU675479B2 (en) * | 1992-12-23 | 1997-02-06 | Siemens Telecomunicazioni S.P.A. | Procedure and circuit for adaptive compensation of the gain distortions of a microwave amplifier with linearizer |
DE19529267A1 (de) * | 1995-08-09 | 1997-02-13 | Rohde & Schwarz | Kompensationsanordnung für einen Fernseh-HF-Leistungsverstärker |
DE19529267B4 (de) * | 1995-08-09 | 2004-04-08 | Rohde & Schwarz Gmbh & Co. Kg | Kompensationsanordnung für einen Fernseh-HF-Leistungsverstärker |
EP1039631A1 (de) * | 1999-03-23 | 2000-09-27 | Alcatel | Vor- und Nachentzerrungsschaltung und Verfahren, insbesondere für ein Mikrowellenradiofrequenzsystem |
US6335660B1 (en) | 1999-03-23 | 2002-01-01 | Alcatel | Pre/post-distortion circuit and method, particularly for microwave radio-frequency systems |
US6717980B1 (en) | 1999-05-24 | 2004-04-06 | Koninklijke Philips Electronics N.V. | Reduction of transmitter induced cross modulation in a receiver |
Also Published As
Publication number | Publication date |
---|---|
JPH03198511A (ja) | 1991-08-29 |
EP0435578B1 (de) | 1995-11-22 |
EP0435578A3 (en) | 1991-12-04 |
DE69023753D1 (de) | 1996-01-04 |
DE69023753T2 (de) | 1996-05-09 |
US5151664A (en) | 1992-09-29 |
JPH07101820B2 (ja) | 1995-11-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0435578B1 (de) | Hochfrequenzverstärker mit niedriger Verzerrung | |
US6069530A (en) | Apparatus and method for linear power amplification | |
US7142615B2 (en) | Distortion compensator | |
US5617061A (en) | Feed-forward amplifier | |
US6925106B2 (en) | Predistortion type distortion compensation apparatus | |
US20160013820A1 (en) | Radio transmitting device and radio transmitting method | |
US5691668A (en) | Feedforward amplifier | |
US5978662A (en) | Circuit arrangement comprising a Cartesian amplifier | |
US6239657B1 (en) | Method and device for measuring the distortion of a high-frequency power amplifier and method and means for automatically equalizing a high-frequency power amplifier | |
EP0860940A2 (de) | Linearisierung eines Verstärkers mit modifizierter Vorwärtsregelung | |
US7646239B2 (en) | Feed-forward amplifier | |
US6320461B1 (en) | Ultra-linear feedforward RF power amplifier | |
EP0526241A2 (de) | Lineare Kompensationsschaltung | |
AU775816B2 (en) | Intermodulation product cancellation circuit | |
EP1309081A2 (de) | Vorwärtsgekoppelter Verstärker zum Kompensieren nicht-linearer Verzerrung | |
EP0982851A1 (de) | Lineare Verstärkeranordnung | |
US5043673A (en) | Compensating circuit for a high frequency amplifier | |
JP2003198273A (ja) | 増幅回路 | |
US6654591B1 (en) | Low distortion signal amplifier system and method | |
JP4014404B2 (ja) | 歪補償回路 | |
JPH01302901A (ja) | 多周波同時増幅器における歪補償回路 | |
JP3048760B2 (ja) | 時分割多重伝送方式ディジタル変調無線電話機 | |
KR100313919B1 (ko) | 이득및위상보상기능을갖는선왜곡전력증폭기 | |
JPH09153828A (ja) | マルチキャリア共通増幅器 | |
JP3160081B2 (ja) | 歪み補償回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): DE FR GB |
|
17P | Request for examination filed |
Effective date: 19920127 |
|
17Q | First examination report despatched |
Effective date: 19940505 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB |
|
REF | Corresponds to: |
Ref document number: 69023753 Country of ref document: DE Date of ref document: 19960104 |
|
ET | Fr: translation filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 19981209 Year of fee payment: 9 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 19981224 Year of fee payment: 9 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 19981229 Year of fee payment: 9 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19991220 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 19991220 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20000831 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20001003 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |