EP0374641A3 - Method to suppress amplitude variations of two alternating, periodic signals in phase quadrature with a random phase sequence, and circuit arrangement to carry out the method - Google Patents

Method to suppress amplitude variations of two alternating, periodic signals in phase quadrature with a random phase sequence, and circuit arrangement to carry out the method Download PDF

Info

Publication number
EP0374641A3
EP0374641A3 EP19890122722 EP89122722A EP0374641A3 EP 0374641 A3 EP0374641 A3 EP 0374641A3 EP 19890122722 EP19890122722 EP 19890122722 EP 89122722 A EP89122722 A EP 89122722A EP 0374641 A3 EP0374641 A3 EP 0374641A3
Authority
EP
European Patent Office
Prior art keywords
signals
circuit arrangement
amplitude variations
alternating
phase sequence
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP19890122722
Other languages
German (de)
French (fr)
Other versions
EP0374641B1 (en
EP0374641A2 (en
Inventor
Ralf Dipl.-Ing. Schweigert (Fh)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of EP0374641A2 publication Critical patent/EP0374641A2/en
Publication of EP0374641A3 publication Critical patent/EP0374641A3/en
Application granted granted Critical
Publication of EP0374641B1 publication Critical patent/EP0374641B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/12—Regulating voltage or current wherein the variable actually regulated by the final control device is ac
    • G05F1/40—Regulating voltage or current wherein the variable actually regulated by the final control device is ac using discharge tubes or semiconductor devices as final control devices
    • G05F1/44—Regulating voltage or current wherein the variable actually regulated by the final control device is ac using discharge tubes or semiconductor devices as final control devices semiconductor devices only
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/12—Regulating voltage or current wherein the variable actually regulated by the final control device is ac
    • G05F1/40—Regulating voltage or current wherein the variable actually regulated by the final control device is ac using discharge tubes or semiconductor devices as final control devices
    • G05F1/44—Regulating voltage or current wherein the variable actually regulated by the final control device is ac using discharge tubes or semiconductor devices as final control devices semiconductor devices only
    • G05F1/45—Regulating voltage or current wherein the variable actually regulated by the final control device is ac using discharge tubes or semiconductor devices as final control devices semiconductor devices only being controlled rectifiers in series with the load
    • G05F1/452—Regulating voltage or current wherein the variable actually regulated by the final control device is ac using discharge tubes or semiconductor devices as final control devices semiconductor devices only being controlled rectifiers in series with the load with pulse-burst modulation control

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Manipulation Of Pulses (AREA)
  • Networks Using Active Elements (AREA)

Abstract

The invention relates to a method of suppressing amplitude variations of two electrical signals (uS1, uS2) in phase quadrature and a circuit arrangement for carrying out the method. According to the invention, the positive or negative amplitude variation of the signals (uS1, uS2) is monitored for undershooting of a lower or overshooting of an upper reference voltage (+/-US- or +/-US+) in such a way that in the event of undershooting or overshooting a device (20, 22) for changing a prescribed manipulated variable of an actuator (8, 10) is activated, and the signals (uS1, uS2) are respectively converted into rectangular signals (uRS1,uRS2), from which clock pulses (uC11 or uC12) are generated by means of a logic circuit (24 or 26) depending upon the phase sequence of the signals (uS1, uS2) at the positive or negative flanks of the rectangular signals (uRS1, uRS2), which vary the prescribed gain as a function of the result of the amplitude monitoring by a prescribed value (LSB). This yields a method of suppressing amplitude variations of two electrical alternating, periodic signals (uS1, uS2) in phase quadrature with a random phase sequence, and a circuit arrangement for carrying out the method that operates independently of frequency. <IMAGE>
EP89122722A 1988-12-21 1989-12-08 Method to suppress amplitude variations of two alternating, periodic signals in phase quadrature with a random phase sequence, and circuit arrangement to carry out the method Expired - Lifetime EP0374641B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE3843108 1988-12-21
DE3843108A DE3843108C1 (en) 1988-12-21 1988-12-21

Publications (3)

Publication Number Publication Date
EP0374641A2 EP0374641A2 (en) 1990-06-27
EP0374641A3 true EP0374641A3 (en) 1991-09-18
EP0374641B1 EP0374641B1 (en) 1995-02-15

Family

ID=6369759

Family Applications (1)

Application Number Title Priority Date Filing Date
EP89122722A Expired - Lifetime EP0374641B1 (en) 1988-12-21 1989-12-08 Method to suppress amplitude variations of two alternating, periodic signals in phase quadrature with a random phase sequence, and circuit arrangement to carry out the method

Country Status (3)

Country Link
EP (1) EP0374641B1 (en)
AT (1) ATE118626T1 (en)
DE (2) DE3843108C1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0489936B1 (en) * 1990-12-03 1995-08-02 Siemens Aktiengesellschaft Method to detect amplitude and offset variations in two electrical sinusoidal signals 90 degrees out of phase and also circuitry to implement this method and the use of this method in a control system
EP0496095B1 (en) * 1991-01-21 1994-06-01 Siemens Aktiengesellschaft Method to monitor the ouput signals of a sensor
EP0567683B1 (en) * 1992-04-30 1995-03-15 Siemens Aktiengesellschaft Device for determining the excitation voltage amplitude of a resolver
DE10056926A1 (en) 2000-11-20 2002-07-18 Optolab Licensing Gmbh Method and device for conditioning a periodic analog signal

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3378786A (en) * 1966-11-14 1968-04-16 Collins Radio Co Digitalized signal gain control circuit
US3464022A (en) * 1967-08-30 1969-08-26 Mandrel Industries Apparatus for controlling the gain of binary gain ranging amplifiers
US4707840A (en) * 1985-11-05 1987-11-17 Nec Corporation Line equalizer having pulse-width deviation detector for compensating long-term level variations

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3705980A (en) * 1970-01-02 1972-12-12 Sperry Rand Corp Controlled magnitude repeater for synchro and resolver signals
US3705908A (en) * 1971-06-28 1972-12-12 Minnesota Mining & Mfg Process for preparing 2-formyl-2-lower alkyl 1,3-dithiolanes and 1,3-dithianes
JPS60121808A (en) * 1983-12-05 1985-06-29 Nippon Telegr & Teleph Corp <Ntt> Agc circuit

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3378786A (en) * 1966-11-14 1968-04-16 Collins Radio Co Digitalized signal gain control circuit
US3464022A (en) * 1967-08-30 1969-08-26 Mandrel Industries Apparatus for controlling the gain of binary gain ranging amplifiers
US4707840A (en) * 1985-11-05 1987-11-17 Nec Corporation Line equalizer having pulse-width deviation detector for compensating long-term level variations

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
ELECTRICAL DESIGN NEWS, Band 31, Nr. 2, Januar 1986, Seiten 214-217; M. BILAC: "Program returns D/A input for new gain" *
ELECTRONIC DESIGN, 16. September 1982, Seiten 133-139; P. BURTON: "Denser CMOS DACs cut hardware, software" *
PATENT ABSTRACTS OF JAPAN, Band 9, Nr. 277 (E-355)[2000], 6 November 1985; & JP - A - 60 121 808 (NIPPON DENSHIN DENWA KOSHA) 29-06-1985 *

Also Published As

Publication number Publication date
DE58909003D1 (en) 1995-03-23
EP0374641B1 (en) 1995-02-15
EP0374641A2 (en) 1990-06-27
ATE118626T1 (en) 1995-03-15
DE3843108C1 (en) 1990-02-15

Similar Documents

Publication Publication Date Title
ES441467A1 (en) Method and circuit for the derivation of an analog slip frequency signal of an induction motor in a tachometerless motor drive
CA2007023A1 (en) Inverter circuit and a method for controlling same
EP0374641A3 (en) Method to suppress amplitude variations of two alternating, periodic signals in phase quadrature with a random phase sequence, and circuit arrangement to carry out the method
CA2016479A1 (en) Corrective device for inverter output voltage error
DE3685643D1 (en) CONTROL CIRCUIT FOR ADJUSTING A RUN TIME LINE.
EP0280126A3 (en) Programmable frequency divider and method for generating a low-frequency signal from a high-frequency signal
EP0230238A3 (en) Phase control device for a parallel oscillating circuit inverter
CA2021335A1 (en) Frequency modulator
JPS56137738A (en) Phase-synchronizing circuit
EP0106408A3 (en) Circuit arrangement for sound volume control
SU1284001A1 (en) Device for controlling contrast
SU886252A1 (en) Digital frequency synthesizer
SU426285A1 (en) DEVICE FOR SYNCHRONIZATION OF NONCONTACT ELECTRIC MOTOR OF CURRENT CURRENT
JPS5734799A (en) Controlling device for motor
JPS6460132A (en) Duo-binary signal demodulating circuit
SU1367115A1 (en) Method of controlling independent voltage inverter
SU981901A1 (en) Phase inverter
SU1338091A1 (en) Device for receiving pulse sequence with pseudorandom intervals between pulses
CA2088187A1 (en) Fm demodulation circuit
JPS57175964A (en) Frequency detector
EP0094162A3 (en) A method of producing voltage signals with a dc component and great dynamic range
JPS5635697A (en) Control apparatus for ac motor
SU646431A1 (en) Square-pulse shaper
JPS5723337A (en) Lincompex radio equipment
JPS5579683A (en) Controlling circuit for pulse width modulation inverter

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT CH DE FR GB IT LI

17P Request for examination filed

Effective date: 19901205

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT CH DE FR GB IT LI

17Q First examination report despatched

Effective date: 19930824

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT CH DE FR GB IT LI

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRE;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.SCRIBED TIME-LIMIT

Effective date: 19950215

Ref country code: FR

Effective date: 19950215

Ref country code: GB

Effective date: 19950215

REF Corresponds to:

Ref document number: 118626

Country of ref document: AT

Date of ref document: 19950315

Kind code of ref document: T

REF Corresponds to:

Ref document number: 58909003

Country of ref document: DE

Date of ref document: 19950323

EN Fr: translation not filed
GBV Gb: ep patent (uk) treated as always having been void in accordance with gb section 77(7)/1977 [no translation filed]

Effective date: 19950215

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Effective date: 19951208

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Effective date: 19951231

Ref country code: LI

Effective date: 19951231

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Effective date: 19960903