EP0265326B1 - Verfahren zur Steuerung einer elektrooptischen Matrixanzeige und dafür geeignete Steuerungsschaltung - Google Patents

Verfahren zur Steuerung einer elektrooptischen Matrixanzeige und dafür geeignete Steuerungsschaltung Download PDF

Info

Publication number
EP0265326B1
EP0265326B1 EP87402277A EP87402277A EP0265326B1 EP 0265326 B1 EP0265326 B1 EP 0265326B1 EP 87402277 A EP87402277 A EP 87402277A EP 87402277 A EP87402277 A EP 87402277A EP 0265326 B1 EP0265326 B1 EP 0265326B1
Authority
EP
European Patent Office
Prior art keywords
frame
type
during
drive
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP87402277A
Other languages
English (en)
French (fr)
Other versions
EP0265326A1 (de
Inventor
Robert Hehlen
Maurice Le Galguen
Bruno Mourey
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thomson Grand Public
Original Assignee
Thomson Grand Public
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Grand Public filed Critical Thomson Grand Public
Publication of EP0265326A1 publication Critical patent/EP0265326A1/de
Application granted granted Critical
Publication of EP0265326B1 publication Critical patent/EP0265326B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3614—Control of polarity reversal in general

Definitions

  • the invention relates to a method for controlling an electrooptical matrix screen and a control circuit implementing this method. It is applicable in particular for the control of liquid crystal screens in which the control voltages are periodically reversed.
  • electro-optical display panels such as liquid crystal displays are controlled by alternating signals, with the aim of increasing their lifespan.
  • the integrated control circuits being, for economic reasons, unipolar and generally controlled between 0 volts and V volts it is necessary to reverse the phase of the control signals either all the lines or all the frames to obtain voltages + Vrms and -Vrms across the capacitor trapping the electrooptical material.
  • Line wire L2 which is not controlled at this time receives a potential + V 1 .
  • the potential difference at the terminals of point C is V 1 and that at the terminals of point D is Vy-V 3 . These points are not lit.
  • the potential difference across point A is -V DD . This point is on.
  • the potential differences at the terminals of points B, C and D are respectively -V 4 , V DD -V 2 and V DD -V 4 . These points are not lit.
  • FIG. 3 The operation of the same screen in frame inversion control mode is shown in FIG. 3.
  • the potentials applied to the line wires L1 and L2 are + V DD and + V i and those applied to the column wires C1 and C2 are 0 volts and + V 3 .
  • the line wires L1 and L2 receive the potentials 0 volts and + V 2
  • the column wires C1 and C2 receive the potentials + V DD and + V 4 .
  • the potential differences at the terminals of points A, B, C and D are respectively -V DD , -V 4 , V 2 -V DD and V 2 -V 4 . Only point A is always on.
  • the object of the invention is to obtain an image showing the information to be displayed on a homogeneous background.
  • the aim will be to obtain an image in which point A is black and points B, C and D all white or, indeed, all gray (but with the same shade of gray ).
  • the method of the invention provides, during a frame time T corresponding to the display of an image on the screen and having distributed this frame time into line time intervals 5, to distinguish in these line time intervals intervals of a first type ta and intervals of a second type tb.
  • the control of the screen is such that the voltage at the terminals of each cell (or point) of the image has a determined value and a polarity also determined. , positive for example.
  • a line (L1) which should give rise to the display of information during a time ta, receives a potential + V DD .
  • the other lines (L2) which should not give rise to the display of information receive a potential + V 1 (see FIG. 13).
  • the other lines of the screen are commanded to display either during a time of type ta as has just been described, or during a time of type tb as will now be described.
  • the different line times of each frame are distributed randomly in time intervals of the first type ta and in time intervals of the second type tb. However, it is also possible to provide substantially equal numbers of times ta and times tb.
  • Each frame time comprises, by way of example, 8 line times t1 to t8 for the frame time T1 and 8 times t'1 to t'8 for the frame time T2. These times are distributed in time of the first type ta and in time of the second type tb so that each time of the second frame T2 is of the same type as the time of the same rank of the first frame T1.
  • the system works, as shown in FIG. 7, for two frames, then the distribution of the times ta and tb is modified to operate during the next two frames with a new distribution of the times ta and tb, and so on.
  • the possible existence of display faults can only be fleeting and will not be annoying for an observer.
  • An electrooptical screen such as a liquid crystal screen CL has been represented by its row electrodes and its column electrodes. For simplicity, a screen is shown comprising only 15 row electrodes L1 to L15 and 15 column electrodes C1 to C15.
  • the line electrodes L1 to L15 are controlled and supplied by an addressing circuit ADD.L.
  • This information consists of as many binary elements 0 or 1 as there are column electrodes. These bits are transmitted to the column electrodes C1 to C15 by an address register ADD.C. Thus, at each line time signal, information INF 1/15 is displayed on the column electrodes C1 to C15.
  • the DC control circuits and the C.INV circuit authorize such operation for a whole frame time, the C.INV circuits controlling switching of control voltages from time ta to tb and vice versa.
  • the C.INV circuit reverses the use of the times ta and tb.
  • FIG. 9 represents an exemplary embodiment of the C.INV inversion control circuit produced in the form of a pseudo-random sequence generator. It includes a shift register RD. The number of stages in this register is such that the number of bit combinations it provides covers the number of lines in the liquid crystal display. For a liquid crystal screen of fifteen lines we therefore take a 4-stage register. This register therefore has 4 inputs, 4 outputs, an offset input (DEC) and a clock input (CK).
  • DEC offset input
  • CK clock input
  • the register RD receives on its inputs a loading word CHR such as the word 1001 as indicated in FIG. 9. From this word, the content register RD takes at each clock pulse CK a different value by shifting its content to the left and by entering a binary element 0 or 1, depending on the state of gate P3, in stage 1 of the register.
  • a loading word CHR such as the word 1001 as indicated in FIG. 9.
  • the circuits detailed in FIG. 11 allow this operation to be implemented on several frames.
  • the circuits of FIG. 11 also allow the loading word CHR supplied to the register RD to be changed during operation.
  • a counter CP having as many outputs as the register RD has inputs provides a loading word to the register RD.
  • a frequency divider D2 by two receives the signal supplied by the divider D1. It controls the advancement of the counter CP every two frames. Each time the counter CP advances, the loading word CHR changes value. Thus the loading word CHR supplied to the register RD remains the same for two frames allowing the reverse operations on two frames as explained above. During the two frames which follow, this operation is repeated with a different loading word.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)

Claims (10)

1. Verfahren zum Ansteuern eines elektrooptischen Schirms, der eine Vielzahl von in Zeilen und Spalten angeordneten Zellen besitzt, die je mit einer Steuerelektrode versehen sind, wobei das Verfahren das Anlegen mindestens einer ersten Steuerspannung mit einer ersten Polarität und mindestens einer zweiten Steuerspannung mit einer der ersten Polarität entgegengesetzten zweiten Polarität an die Steuerelektrode jeder Zelle vorsieht, dadurch gekennzeichnet, daß
-bei Ansteuerung der Zellen während der Zeienabtastintervalle die Zeitintervalle einem ersten Typ oder einem zweiten Typ angehören können,
-während einer bestimmten Bildzeitdauer und während der Zeitintervalle des ersten Typs die Zellenzeilen durch die erste Steuerspannung angesteuert werden, während die Bildzeilen während der Zeitintervalle des zweiten Typs durch die zweite Spannung angesteuert werden,
-während der nachfolgenden Bildzeitdauer sowie während der Zeitintervalle des ersten Typs die Zellenzeilen durch die zweite Spannung angesteuert werden, wogegen die Zeilen während der Zeitintervalle des zweiten Typs durch die erste Spannung angesteuert werden.
2. Steuerverfahren nach Anspruch 1, dadurch gekennzeichnet, daß die Zeilenzeitdauerzu Beginn eines Bildes in ein Zeitintervall des ersten Typs und in ein Zeitintervall des zweiten Typs unterteilt wird, wobei diese Aufteilung während zweier Bilder unverändert bleibt und dann nach jedem Bild geändert wird.
3. Steuerverfahren nach Anspruch 1, dadurch gekennzeichnet, daß die Zeitdauer des ersten Typs und die Zeitdauer des zweiten Typs zufällig über die Bildzeitdauer verteilt werden.
4. Steuerverfahren nach Anspruch 1, dadurch gekennzeichnet, daß die Anzahl der Zeilenzeitintervalle des ersten Typs im wesentlichen derjenigen der Zeilenzeitintervalle des zweiten Typs entspricht.
5. Schaltung zum Ansteuern eines elektro-optischen Schirms zur Durchführung des Verfahrens nach einem beliebigen der vorhergehenden Ansprüche, mit
-einem Flüssigkristallschirm, der in Zeilen und Spalten angeordnete Zellen aufweist, die je von einer Zeilenelektrode und einer Spaltenelektrode angesteuert werden, wobei der Schirm eine bestimmte Anzahl (N) von Zeilen besitzt,
-verzorgungskreisen zur Lieferung mindestens einer ersten Steuerspannung einer bestimmten ersten Polarität und mindestens einer zweiten Steuerspannung einer zweiten Polarität, die der ersten Polarität entgegengesetzt ist,
-einem Invertierkreis, der an die Zeilen- und Spaltenelektroden entweder die erste Steuerspannung oder die zweite Steuerspannung anlegen kann,
-einem Taktgeber der Zeilenzeitdauer zur Bestimmung der Ansteuerzeit für jede Zeile,
-einem Signalgenerator mit Bildfrequenz, der die Anzeigedauer eines Bildes bestimmt,
dadurch gekennzeichnet, daß die Schaltung folgende Komponenten aufweist
-einen Generator für N Zufallskodes, die alle unterschiedlich sind und zahlenmaßig der Anzahl N der Zeilen entsprechen, wobei der Generator an den Invertierkreis angeschlossen ist und je nach dem Wert jedes Kodes die Ansteuerung des Invertierkreises ermöglicht, damit dieser an jede anzusteuernde Zeile während jeder Zeilenzeitdauer entweder die erste Steuerspannung oder die zweite Steuerspannung anlegt,
-einen ersten Frequenzhalbierer, der die Bildfrequenz empfängt und während eines von zwei Bildern ein Schaltsignal an den Invertierkreis liefert, um die Funktionsweise des Invertierkreises umzukehren.
6. Steuerschaltung nach Anspruch 5, dadurch gekennzeichnet, daß der Zufallskodegenerator aufweist
-ein Schieberegister (RD) mit ebenso vielen Ausgängen wie nötig sind, um eine Anzahl (N) von Kodes entsprechend der Anzahl (N) der Zeilen zu liefern,
-eine kombinatorische Logikschaltung, die an die Ausgänge dieses Registers angeschlossen ist, gewisse bestimmte Kodewerte erfaßt und ein binäres 0- oder 1-Signal liefert, daß an einen Verschiebungseingang des Registers zurückgespeist und an den Invertierkreis geliefert wird, damit dieser je nach dem Binärwert des Signals die Zufuhr entweder der ersten Steuerspannung oder der zweiten Steuerspannung auslöst.
7. Steuerschaltung nach Anspruch 6, dadurch gekennzeichnet, daß sie ein Logiktor mit zwei Eingängen vom EXKLUSIV-ODER-Typ aufweist, das an dem einem Eingang das Binärsignal und das am anderen Eingang das Schaltsignal empfängt, und das an einem Ausgang ein Inversionssteuersignal an den Invertierkreis liefert, dessen verschiedene, während der Zeitdauer eines Bildes gelieferte Folgen gegenüber den gleichen Folgen eines benachbarten Bildes umgekehrt sind.
8. Steuerschaltung nach Anspruch 6, dadurch gekennzeichnet, daß die kombinatorische Logikschaltung ein EXKLUSIV-ODER-Tor mit einer Anzahl von an Ausgänge des Schieberegisters (RD) angeschlossenen Eingängen ist.
9. Steuerschaltung nach Anspruch 8, dadurch gekennzeichnet, daß das EXKLUSIV-ODER-Tor zwei an zwei Ausgänge des Schieberegisters angeschlossene Eingänge aufweist.
10. Steuerschaltung nach Anspruch 5, dadurch gekennzeichnet, daß sie weiter aufweist
-einen Binärzähler, der ebenso viele Ausgänge wie das Schieberegister Stufen besitzt und der an Eingänge des Schieberegisters angeschlossen ist,
-eine Ladebefehlsregister, das an den ersten Frequenzhalbierer angeschlossen ist, das Schaltsignal empfängt und bei jedem Übergang des Schaltsignals das Laden des Inhalts des Binärzählers in das Schieberegister auslöst,
―einen zweiten Frequenzhalbierer der das Schaltsignal empfängt und ein Inkrementiersignal an den Binärzähler liefert.
EP87402277A 1986-10-17 1987-10-13 Verfahren zur Steuerung einer elektrooptischen Matrixanzeige und dafür geeignete Steuerungsschaltung Expired - Lifetime EP0265326B1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR8614413A FR2605444A1 (fr) 1986-10-17 1986-10-17 Procede de commande d'un ecran matriciel electrooptique et circuit de commande mettant en oeuvre ce procede
FR8614413 1986-10-17

Publications (2)

Publication Number Publication Date
EP0265326A1 EP0265326A1 (de) 1988-04-27
EP0265326B1 true EP0265326B1 (de) 1991-02-06

Family

ID=9339924

Family Applications (1)

Application Number Title Priority Date Filing Date
EP87402277A Expired - Lifetime EP0265326B1 (de) 1986-10-17 1987-10-13 Verfahren zur Steuerung einer elektrooptischen Matrixanzeige und dafür geeignete Steuerungsschaltung

Country Status (6)

Country Link
US (1) US5055833A (de)
EP (1) EP0265326B1 (de)
JP (1) JP2930949B2 (de)
DE (1) DE3767964D1 (de)
FR (1) FR2605444A1 (de)
WO (1) WO1988002909A1 (de)

Families Citing this family (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2637407B1 (fr) * 1988-09-30 1994-02-11 Commissariat A Energie Atomique Procede d'affichage de niveaux de gris sur un ecran a cristaux liquides ferroelectriques a phase smectique chirale
US5245151A (en) * 1989-04-07 1993-09-14 Minnesota Mining And Manufacturing Company Method and article for microwave bonding of splice closure
US5254824A (en) * 1989-04-07 1993-10-19 Minnesota Mining And Manufacturing Company Method and article for microwave bonding of polyethylene pipe
US5459495A (en) * 1992-05-14 1995-10-17 In Focus Systems, Inc. Gray level addressing for LCDs
US5485173A (en) * 1991-04-01 1996-01-16 In Focus Systems, Inc. LCD addressing system and method
US5861869A (en) * 1992-05-14 1999-01-19 In Focus Systems, Inc. Gray level addressing for LCDs
US6674562B1 (en) 1994-05-05 2004-01-06 Iridigm Display Corporation Interferometric modulation of radiation
US5748164A (en) * 1994-12-22 1998-05-05 Displaytech, Inc. Active matrix liquid crystal image generator
US5710413A (en) * 1995-03-29 1998-01-20 Minnesota Mining And Manufacturing Company H-field electromagnetic heating system for fusion bonding
FR2745410B1 (fr) * 1996-02-27 1998-06-05 Thomson Csf Procede de commande d'un ecran de visualisation d'image affichant des demi-teintes, et dispositif de visualisation mettant en oeuvre le procede
US6031510A (en) * 1996-06-28 2000-02-29 Microchip Technology Incorporated Microcontroller with LCD control over updating of RAM-stored data determines LCD pixel activation
WO1999052006A2 (en) 1998-04-08 1999-10-14 Etalon, Inc. Interferometric modulation of radiation
US8928967B2 (en) 1998-04-08 2015-01-06 Qualcomm Mems Technologies, Inc. Method and device for modulating light
WO2003007049A1 (en) 1999-10-05 2003-01-23 Iridigm Display Corporation Photonic mems and structures
US7532194B2 (en) 2004-02-03 2009-05-12 Idc, Llc Driver voltage adjuster
US7256922B2 (en) 2004-07-02 2007-08-14 Idc, Llc Interferometric modulators with thin film transistors
US7551159B2 (en) 2004-08-27 2009-06-23 Idc, Llc System and method of sensing actuation and release voltages of an interferometric modulator
US7889163B2 (en) 2004-08-27 2011-02-15 Qualcomm Mems Technologies, Inc. Drive method for MEMS devices
US7560299B2 (en) * 2004-08-27 2009-07-14 Idc, Llc Systems and methods of actuating MEMS display elements
US7499208B2 (en) 2004-08-27 2009-03-03 Udc, Llc Current mode display driver circuit realization feature
US7515147B2 (en) 2004-08-27 2009-04-07 Idc, Llc Staggered column drive circuit systems and methods
US7602375B2 (en) 2004-09-27 2009-10-13 Idc, Llc Method and system for writing data to MEMS display elements
US7532195B2 (en) * 2004-09-27 2009-05-12 Idc, Llc Method and system for reducing power consumption in a display
US8878825B2 (en) 2004-09-27 2014-11-04 Qualcomm Mems Technologies, Inc. System and method for providing a variable refresh rate of an interferometric modulator display
US8514169B2 (en) 2004-09-27 2013-08-20 Qualcomm Mems Technologies, Inc. Apparatus and system for writing data to electromechanical display elements
US7626581B2 (en) 2004-09-27 2009-12-01 Idc, Llc Device and method for display memory using manipulation of mechanical response
US7679627B2 (en) * 2004-09-27 2010-03-16 Qualcomm Mems Technologies, Inc. Controller and driver features for bi-stable display
US7843410B2 (en) 2004-09-27 2010-11-30 Qualcomm Mems Technologies, Inc. Method and device for electrically programmable display
CN100439967C (zh) 2004-09-27 2008-12-03 Idc公司 用于多状态干涉光调制的方法和设备
US7310179B2 (en) * 2004-09-27 2007-12-18 Idc, Llc Method and device for selective adjustment of hysteresis window
US8310441B2 (en) 2004-09-27 2012-11-13 Qualcomm Mems Technologies, Inc. Method and system for writing data to MEMS display elements
US7545550B2 (en) * 2004-09-27 2009-06-09 Idc, Llc Systems and methods of actuating MEMS display elements
US7724993B2 (en) 2004-09-27 2010-05-25 Qualcomm Mems Technologies, Inc. MEMS switches with deforming membranes
US7136213B2 (en) 2004-09-27 2006-11-14 Idc, Llc Interferometric modulators having charge persistence
US7345805B2 (en) 2004-09-27 2008-03-18 Idc, Llc Interferometric modulator array with integrated MEMS electrical switches
US7675669B2 (en) * 2004-09-27 2010-03-09 Qualcomm Mems Technologies, Inc. Method and system for driving interferometric modulators
US7446927B2 (en) 2004-09-27 2008-11-04 Idc, Llc MEMS switch with set and latch electrodes
US7920136B2 (en) 2005-05-05 2011-04-05 Qualcomm Mems Technologies, Inc. System and method of driving a MEMS display device
US7948457B2 (en) 2005-05-05 2011-05-24 Qualcomm Mems Technologies, Inc. Systems and methods of actuating MEMS display elements
KR20080027236A (ko) * 2005-05-05 2008-03-26 콸콤 인코포레이티드 다이나믹 드라이버 ｉｃ 및 디스플레이 패널 구성
US7355779B2 (en) 2005-09-02 2008-04-08 Idc, Llc Method and system for driving MEMS display elements
US20070126673A1 (en) * 2005-12-07 2007-06-07 Kostadin Djordjev Method and system for writing data to MEMS display elements
US8391630B2 (en) 2005-12-22 2013-03-05 Qualcomm Mems Technologies, Inc. System and method for power reduction when decompressing video streams for interferometric modulator displays
US7916980B2 (en) 2006-01-13 2011-03-29 Qualcomm Mems Technologies, Inc. Interconnect structure for MEMS device
US8194056B2 (en) 2006-02-09 2012-06-05 Qualcomm Mems Technologies Inc. Method and system for writing data to MEMS display elements
US8049713B2 (en) 2006-04-24 2011-11-01 Qualcomm Mems Technologies, Inc. Power consumption optimized display update
US7702192B2 (en) * 2006-06-21 2010-04-20 Qualcomm Mems Technologies, Inc. Systems and methods for driving MEMS display
US7777715B2 (en) * 2006-06-29 2010-08-17 Qualcomm Mems Technologies, Inc. Passive circuits for de-multiplexing display inputs
US7957589B2 (en) * 2007-01-25 2011-06-07 Qualcomm Mems Technologies, Inc. Arbitrary power function using logarithm lookup table
US8736590B2 (en) 2009-03-27 2014-05-27 Qualcomm Mems Technologies, Inc. Low voltage driver scheme for interferometric modulators
US8405649B2 (en) * 2009-03-27 2013-03-26 Qualcomm Mems Technologies, Inc. Low voltage driver scheme for interferometric modulators
US20110109615A1 (en) * 2009-11-12 2011-05-12 Qualcomm Mems Technologies, Inc. Energy saving driving sequence for a display

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5757718B2 (de) * 1973-10-19 1982-12-06 Hitachi Ltd
JPS52142496A (en) * 1976-05-24 1977-11-28 Toshiba Corp Multicolor display system of matrix driven liquid crystal elements
FR2365174A1 (fr) * 1976-09-17 1978-04-14 Commissariat Energie Atomique Procede de commande d'un dispositif d'affichage analogique a bande discontinue de cristal liquide et circuit pour la mise en oeuvre de ce procede
FR2493012B1 (fr) * 1980-10-27 1987-04-17 Commissariat Energie Atomique Procede de commande d'une caracteristique optique d'un materiau
JPS59113420A (ja) * 1982-12-21 1984-06-30 Citizen Watch Co Ltd マトリクス表示装置の駆動方法
AU584867B2 (en) * 1983-12-09 1989-06-08 Seiko Instruments & Electronics Ltd. A liquid crystal display device
US4715688A (en) * 1984-07-04 1987-12-29 Seiko Instruments Inc. Ferroelectric liquid crystal display device having an A.C. holding voltage
JPS60222825A (ja) * 1984-04-20 1985-11-07 Citizen Watch Co Ltd 液晶マトリクス表示パネルの駆動方法
JPS6135492A (ja) * 1984-07-27 1986-02-19 富士通株式会社 液晶表示装置の駆動方法
JP2609583B2 (ja) * 1984-11-02 1997-05-14 株式会社日立製作所 液晶表示装置
JPH0782167B2 (ja) * 1984-10-23 1995-09-06 セイコー電子工業株式会社 液晶表示装置
JPH0685108B2 (ja) * 1985-08-29 1994-10-26 キヤノン株式会社 マトリクス表示パネル

Also Published As

Publication number Publication date
DE3767964D1 (de) 1991-03-14
WO1988002909A1 (fr) 1988-04-21
FR2605444A1 (fr) 1988-04-22
EP0265326A1 (de) 1988-04-27
JP2930949B2 (ja) 1999-08-09
JPH01501101A (ja) 1989-04-13
US5055833A (en) 1991-10-08

Similar Documents

Publication Publication Date Title
EP0265326B1 (de) Verfahren zur Steuerung einer elektrooptischen Matrixanzeige und dafür geeignete Steuerungsschaltung
EP2174315B1 (de) Integriertes verfahren zur erkennung eines bilddefekts in einem flüssigkristallbildschirm
FR2569294A1 (fr) Panneau d'affichage et son procede de commande
FR2626705A1 (fr) Montage d'affichage a matrice integree
JPH07109544B2 (ja) 液晶表示装置並びにその駆動方法及び駆動装置
FR2580110A1 (de)
EP1958182B1 (de) Videosystem mit einer durch ein verbessertes adressierungsverfahren gesteuerten flussigkristallmatrixanzeige
US6326942B1 (en) Optical spatial modulation device and image display apparatus
EP0435750B1 (de) Verfahren zur Adressierung jeder Spalte eines rastergebildeten Flüssigkristallbildschirms
EP0279746B1 (de) Plasmapaneel mit vier Elektroden pro Elementarbildpunkt und Verfahren zur Steuerung eines solchen Plasmapaneeles
EP0641475B1 (de) Darstellungsverfahren von verschiedenen grauwerten und system zur durchführung dieses verfahrens.
FR2776107A1 (fr) Procede d'affichage de donnees sur un afficheur matriciel
GB2308715A (en) Drive circuit for a matrix-type display apparatus
EP0329528B2 (de) Verfahren zur Steuerung eines Matrixbildschirms und Vorrichtung zur Durchführung dieses Verfahrens
EP1958183B1 (de) Sequentielle farbbeleuchtungs-flüssigkristall-matrixanzeige
EP0131479A1 (de) Verfahren und Einrichtung zum Steuern von Wechselstromplasmabildschirmen
JP2854620B2 (ja) 表示装置の駆動方法
FR2580826A1 (fr) Procede et appareil de commande d'un dispositif de modulation optique
CA2536216A1 (fr) Micro-ecran de visualisation a cristaux liquides et son procede de commande
KR100357945B1 (ko) 액정 표시 소자 구동 회로
FR2745410A1 (fr) Procede de commande d'un ecran de visualisation d'image affichant des demi-teintes, et dispositif de visualisation mettant en oeuvre le procede
KR100337867B1 (ko) 액정 표시 소자 구동 회로
EP2008263B1 (de) Verfahren zum ansteuern einer matrixanzeigeanordnung mit einer elektronenquelle
JP2692343B2 (ja) 表示装置とその制御方法およびドライブ回路
FR2860634A1 (fr) Dispositif de commande d'un panneau d'affichage au plasma

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): BE CH DE FR LI

17P Request for examination filed

Effective date: 19880910

17Q First examination report despatched

Effective date: 19900709

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): BE CH DE FR LI

REF Corresponds to:

Ref document number: 3767964

Country of ref document: DE

Date of ref document: 19910314

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: CH

Payment date: 19970930

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: BE

Payment date: 19971023

Year of fee payment: 11

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19981031

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19981031

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19981031

BERE Be: lapsed

Owner name: THOMSON GRAND PUBLIC

Effective date: 19981031

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20061017

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20061023

Year of fee payment: 20