EP0258873B1 - Système interface pour bus sériel pour la transmission de données utilisant une ligne à deux fils comme bus d'horloge et bus de données - Google Patents

Système interface pour bus sériel pour la transmission de données utilisant une ligne à deux fils comme bus d'horloge et bus de données Download PDF

Info

Publication number
EP0258873B1
EP0258873B1 EP87112743A EP87112743A EP0258873B1 EP 0258873 B1 EP0258873 B1 EP 0258873B1 EP 87112743 A EP87112743 A EP 87112743A EP 87112743 A EP87112743 A EP 87112743A EP 0258873 B1 EP0258873 B1 EP 0258873B1
Authority
EP
European Patent Office
Prior art keywords
data
clock
wire
station
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP87112743A
Other languages
German (de)
English (en)
Other versions
EP0258873A2 (fr
EP0258873A3 (en
Inventor
Masaki C/O Nec Corporation Nasu
Shigetatsu C/O Nec Corporation Katori
Yukio C/O Nec Corporation Maehashi
Kazutoshi C/O Nec Corporation Yoshizawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Electronics Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP61206407A external-priority patent/JPH0771079B2/ja
Priority claimed from JP61206405A external-priority patent/JP2578773B2/ja
Application filed by NEC Corp filed Critical NEC Corp
Publication of EP0258873A2 publication Critical patent/EP0258873A2/fr
Publication of EP0258873A3 publication Critical patent/EP0258873A3/en
Application granted granted Critical
Publication of EP0258873B1 publication Critical patent/EP0258873B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G06F13/4072—Drivers or receivers
    • G06F13/4077—Precharging or discharging
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4247—Bus transfer protocol, e.g. handshake; Synchronisation on a daisy chain bus
    • G06F13/4256—Bus transfer protocol, e.g. handshake; Synchronisation on a daisy chain bus using a clocked protocol

Definitions

  • the present invention relates to a serial data communication system using two-wire line and more particularly to such a system that a plurality of stations are interconnected by two-wire line comprising a data wire to transfer data therethrough and a clock wire to transfer a clock signal for controlling the data transfer.
  • a serial data communication system of this type is disclosed in European Patent No. 0051332 published on April 11, 1984.
  • both of the clock and data wires are connected to a power source via the associated pull-up resistor.
  • a master station includes an MOS transistor of an open drain type (or a bipolar transister of an open collector type) having a drain (or a collector) connected to the clock wire, a source (or an emitter) connected to a reference terminal and a gate (or a base) supplied with a clock control signal, while a transmitting station includes a transistor of an open drain (collector) type having a drain (collector) connected to the data wire, a source (emitter) connected to the reference terminal and a gate (base) supplied with a data signal.
  • This communication system has a serious disadvantage that the data transmitting speed is slow, because the clock signal is transmitted to the clock wire by discharging the clock wire by the transistor, and charging the clock wire by the pull-up resistor.
  • the charging time constant is long. Since each bit of the data signal is transmitted in synchronism with the associated clock pulse of the clock signal, the data signal cannot be transmitted at a high speed.
  • an object of the present invention is to provide a two-wire line serial data communication system in which data signals are transmitted at a high speed.
  • Another object of the present invention is to provide a serial data interface system for transmitting a data signal at a high speed.
  • a system comprises a plurality of stations which are interconnected by a single clock wire and a single data wire, and is featured in that the clock wire is driven by a push-pull transistor circuit in a master station and the data wire is coupled to pull-up wired logic means and that a transmitting station transmits each bit of a data signal on the data wire in synchronism with one of a leading or a falling edge of the associated clock pulse of a clock signal on the clock wire and a receiving station receives each bit data on the data wire in synchronism with the other one of the falling or leading edge of the associated clock pulse.
  • the transmitting station can transmit each bit of the data signal on the data wire in synchronism with one of the leading and falling edges of the associated lock pulse, and the receiving station can receive each bit data on the data wire on synchronism with the other of the leading and falling edges of the associated clock pulse.
  • the data transmitting is performed at a high speed.
  • a communication system includes two stations 100 and 150 which are interconnected by a single clock wire 180 and a single data wire 181. Only the data wire 181 is connected via a pull-up resistor 182 to a power terminal Vcc.
  • the first station 100 is fabricated as an monolithic integrated circuit device and has a controller 130, a mode resister 101, a serial clock control circuit 102, a shift register 103, a transmitting/receiving control flag 106, an acknowledge-signal output circuit 117, a serial clock output circuit 120, a serial clock input buffer 113, a serial data output circuit 121 and a serial data input buffer 118.
  • the station 100 further has a serial clock input/output terminal 104 connected to one end of the clock line 180 and a serial data input/output terminal 105 connected to one end of the data wire 181.
  • the serial clock output circuit 120 comprises a C-MOS transistor push-pull circuit consisting of a P-channel MOS transistor 107 and an N-channel MOS transistor 108, a NAND gate 110, a NOR gate 111, and an inverter 112.
  • the transistors 107 and 108 are connected in series between the power terminal Vcc and a ground terminal, and the connection point of the transistors 107 and 108 is connected to the serial clock input/output terminal 104.
  • the mode register 101 is used to designate the station 100 to a master station or a slave station.
  • the NAND gate 110 and the NOR gate 111 supply an inverted level of the output of the serial clock control circuit 102 to the transistors 107 and 108, respectively.
  • the transistor 107 is turned ON to charge the clock wire 180 which thereby takes the high level.
  • the clock wire 180 is discharged by the transistor 108 when the output of the circuit 102 takes a low level, so that the low level appears on the clock line 180.
  • the station 100 operates as a master station to output a clock signal on the clock wire 180.
  • the clock wire 180 is charged and discharged by the transistors 107 and 108, respectively, and therefore the clock signal on the clock wire 180 has sharp leading and falling edges, even when the clock wire 180 has a relatively large stray capacitance.
  • the NAND gate 110 supplies the high level to the transistor 107 and the NOR gate 111 supplies the low level to the transistor 108 irrespective of the output of the serial clock control circuit 102.
  • Both of the transistors 107 and 108 are thereby turned OFF to bring the output of the serial clock output circuit 120 into a high impedance state, thereby disconnecting the circuit 120 from the clock terminal 104.
  • the station 100 operates as a slave station to receive a clock signal via the clock wire 180 from the second station 150.
  • the clock signal supplied to the station 100 is inputted through the input buffer 113 to the serial clock control circuit 102.
  • the serial data output circuit 121 comprises an open-drain buffer consisting of an N-channel MOS transistor 109, an inverter 114, an AND gate 115, and an OR gate 116.
  • the AND gate 115 takes an open state and the output of the shift register 103 paths through the inverter 114 and the AND gate 115. Since the flag 106 is "1", the acknowledge-signal output circuit 117 does not operate and produces a low level output. Therefore, an inverted level of the output of the shift register 103 is supplied to the transistor 109.
  • the transistor 109 is turned ON to discharge the data wire 181 which thereby takes the low level.
  • the transistor 109 is turned OFF by the high level output of the shift register 103.
  • the data wire 181 is thereby charged to the high level by the resistor 182.
  • the shift register 103 shifts data stored therein to output each bit of the data in response to the change from the high level to the low level of a shift clock supplied from the serial clock control circuit 102.
  • the station 100 operates as a data transmitting station to transmit a data signal on the data wire 181.
  • the AND gate 115 is closed and prevents the output of the shift register 103 from being supplied to the transistor 109.
  • the station 100 operates as a data receiving station to receive a data signal on the data wire 181 outputted from the station 150.
  • the shift register 103 In a data receiving mode, the shift register 103 catches each bit of the data signal supplied through the input buffer 118 in response to the change of the shift clock from the low level to the high level. If the shift register in a data transmitting station outputs each bit data in response to the change of the shift clock from the low level to the high level, the shift register in a receiving station catches each bit data in response to the change from the high level to the low level of the shift clock.
  • the serial clock control circuit 102 includes an oscillator (not show) and in a master station mode supplies an oscillation signal to the serial clock output circuit 120 and further to the shift register 103 as a shift clock signal. In a slave station mode, the control circuit 102 supplies the clock signal appearing at the output of the input buffer 113 to the shift register 103.
  • the controller 130 carries out the control of the contents of the mode register 101 and the flag 106 and the data read/write operation of the shift register 103.
  • the second station 150 is also fabricated as a monolithic integrated circuit device and has the same construction as the first station 100. Although denoting by different reference numerals, therefore, the second station 150 includes a controller 190, a mode register 151, a serial clock control circuit 152, a shift register 153, a serial clock output circuit 170, a serial clock input buffer 163, a serial data output circuit 171, a serial data input buffer 166, a transmitting/receiving control flag 156, an acknowledge-signal output circuit 167, a serial clock input/output terminal 154 connected to the other end of the clock wire 180, and a serial data input/output terminal 155 connected to the other end of the data wire 181.
  • the serial clock output circuit 170 comprises a P-channel MOS transistor 157, an N-channel MOS transistor 158, a NAND gate 160, a NOR gate 161 and an inverter 161, and the serial data output circuit 171 comprises an N-channel MOS transistor 159, an inverter 164, an AND gate 165 and an OR gate 166.
  • the data wire 181 takes the low level when any one of the transistors 109 and 159 is turned ON and the high level by the resistor 182 when both of them are turned OFF. Therefore, the data wire 181 is provided with logic means for forming a wired logic function between the low level and the high level which are transmitted by the stations 100 and 150.
  • a serial data communicating operation between the stations 100 and 150 will be described below with reference to Fig. 2.
  • the controller 130 sets the data "1" into the mode register 101 and the transmitting/receiving control flag 106 and stores into the shift register 103 eight-bit data to be transmitted.
  • the serial clock output circuit 120 and the serial data output circuit 121 are thereby activated and connected to the clock wire 180 and the data wire 181, respectively.
  • the controller 190 in the station 150 resets the mode register 157 and the flag 156.
  • the outputs of the serial clock control circuit 102 and the shift register 103 are held at the high level.
  • the transistor 107 is thus turned ON, so that the clock wire 180 takes the high level.
  • the transistor 109 is turned OFF, and hence the data wire 181 is pulled up to the high level by the resistor 182.
  • the serial clock control circuit 102 responds to the oscillation signal of the oscillator (not shown) contained therein to change its output from the high level to the low level at a timing t1 shown in Fig. 2.
  • the transistors 107 and 108 are thereby turned OFF and ON, respectively, to discharge the clock wire 180.
  • the serial clock control circuit 102 also changes the shift clock supplied to the shift register 103 from the high level to the low level, so that the register 103 shifts the data stored therein by one bit to output the eighth bit data D8, as shown in Fig. 2.
  • the transistor 109 is turned ON to discharge the data wire 181.
  • the serial clock control circuit 102 changes its output from the low level to the high level. Accordingly, the transistors 107 and 108 are turned ON and OFF, respectively, so that the clock wire 180 is charged to the high level. Since the charging and discharging of the clock wire 180 are carried out by the transistors 107 and 108, respectively, the clock signal on the wire 180 has a sharp leading edge and a sharp falling edge, as shown in Fig. 2. This sharp leading edge of the clock signal is supplied via the input buffer 163 to the serial clock control circuit 152 in the station 150.
  • the control circuit 152 responds to the sharp leading edge and changes the shift clock supplied to the shift register 153 from the low level to the high level.
  • the shift register 153 catches the level on the data wire 181 supplied thereto via the input buffer 166.
  • the serial clock control circuit 102 changes its output to the low level to turn the transistor 108 ON, and the shift register 103 outputs the seventh bit data D7.
  • the eighth and seventh bit data D8 and D7 are "0" and "1", respectively, the transistor 109 is changed from the conducting state to the non-conducting state by the output of the seventh bit data D7.
  • the data line 181 is charged by the resistor 182 to the high level with a time constant determined by the stay capacitance of the data line 181 and the resistance value of the resistor 182.
  • the time constant is 200 nsec.
  • the station 100 operating as a master and transmitting station outputs on the clock wire 180 a serial clock signal having sharp falling and leading edges and transmits each bit of a data signal on the data wire 181 in synchronism with the falling edge of the associated clock pulse of the clock signal
  • the station 150 operating as a slave and receiving station is supplied with the clock signal via the clock wire 180 and receives or catches each bit of the data signal via the data wire 181 in synchronism with the leading edge of the associated clock pulse of the clock signal.
  • the first bit data D1 is transmitted on the data line 181, and the shift register 153 catches the level of the data line 181 at a timing t16.
  • the controller 190 then reads out the data in the shift register 153 and carried out a predetermined data processing by use of the read-out data.
  • the serial clock control circuit 152 (102) includes a counter (not shown) to detect the number of the clock pulses on the clock line 180 and thus outputs an enable-signal to the acknowledge-signal output circuit 167. Accordingly, the circuit 167 produces a high level output in synchronism with the falling edge of the clock signal at the timing t17.
  • the transistor 159 is thereby turned ON to produce the low level on the data line 181, as shown in Fig. 2.
  • the station 150 sends back an acknowledge-signal to the station 100 as a result of receiving the eight-bit data signal.
  • the output of the data input buffer 118 is also supplied to the serial clock control circuit 102 which detects the supplied level in synchronism with the leading edge of the clock signal at a timing t18.
  • the station 100 recognizes that the data signal has been transmitted to the station 150.
  • the station 100 outputs thereafter the falling edge on the clock wire 180 at a timing t19, so that the serial clock control circuit 152 in the station 150 causes the acknowledge-signal output circuit 167 to produce the low level output.
  • the transistor 159 is thereby turned OFF and the data wire 181 is changed to the high level by the resistor 182.
  • the serial clock control circuit 102 changes its output to the high level and holds the high level output to stop the output of the clock signal.
  • the data transmitting from the station 100 to the station 150 is completed.
  • each bit of the data signal is transmitted in synchronism with the sharp falling edge of the associated clock pulse of the clock signal and is received in synchronism with the sharp leading edge thereof, the data communication is carried out at a high speed.
  • the mode register 101 and the flag 156 are set and the register 151 and the flag 106 are made clear.
  • the shift register 153 outputs each bit of data stored therein in synchronism with each falling edge of the clock signal produced from the station 100, and the shift register 103 receives each bit data in synchronism with each leading edge of the clock signal. If the station 150 does not operate as a master station, the mode register 151 and the serial clock output circuit 170 are omitted.
  • another embodiment of the present invention comprises a plurality of stations (three stations 200, 200-1 and 200-N being shown in the drawing) which are interconnected by a single clock wire 300 and by a single data wire 400. Only the data wire 400 is connected via a pull-up resistor 450 to a power terminal Vcc.
  • Each of the stations 200 to 200-N includes a circuit construction shown in Fig. 4 to communicate data among them.
  • a serial clock input/output terminal 226 is connected to the clock wire 300 and a serial data input/output terminal 227 is connected to the data wire 400.
  • a mode register 202 designates the station to a master station or a slave station.
  • a serial clock control circuit 203 In a master station operating mode, a serial clock control circuit 203 operatively produces a serial clock signal which is in turn outputted on the clock wire 300 through a serial clock output circuit 201 and the terminal 226.
  • a serial clock signal on the clock wire 300 is inputted via an input buffer 203 to the control circuit 203.
  • the output circuit 201 comprises a P-channel MOS transistor 211, an N-channel MOS transistor 212, a NAND gate 213, a NOR gate 214 and an inverter 215.
  • the clock wire 300 is thus driven by a C-MOS push-pull circuit.
  • a transmitting/receiving control flag 205 designates the station to a transmitting station or a receiving station.
  • a serial data control circuit 207 produces a signal to be transmitted which is in turned outputted on the data wire 400 through a serial data output circuit 206 and the terminal 227.
  • a signal on the data wire 400 is inputted via an input buffer 208 to the control circuit 207.
  • the serial data output circuit 206 comprises an N-channel MOS transistor 229, an OR gate 216, an AND gate 217 and an inverter 218.
  • the data wire 400 is thus driven by an open-drain buffer circuit.
  • the serial data control circuit 207 includes a shift register 220, a presetable latch circuit 219 and a data buffer circuit 221.
  • An acknowledge-signal output circuit 204 controls an output of an acknowledge-signal to a transmitting station.
  • the outputs of the input buffers 203 and 208 are further supplied to a leading edge detector 210 and a falling edge detector 209.
  • the leading edge detector 210 detects a leading edge, i.e.
  • the detector 210 resets the transmitting/receiving control flag 205 in response to the set state of the flag 223.
  • the falling edge detector 209 detects a falling edge, i.e. a change from the high level to the low level, of the data wire 400 while the clock wire 300 is in the high level and sets a flag 222 therein.
  • the detector 210 further resets the flag 222 in response to the set state of the flag 223.
  • Each station further includes an internal bus 225 to interconnect a central processing unit (called hereinafter "CPU") 224 and each of the serial data control circuit 207, the mode registers 202, the acknowledge-signal output circuit 205 and the flags 205, 222 and 223.
  • CPU central processing unit
  • the mode register 202 in the station 200 is set by the CPU 224 and the mode registers in the remaining station 200-1 to 200-N are reset.
  • the transistor 211 in the master station 200 is thereby turned ON to hold the clock wire 300 at the high level, as shown in Fig. 5. Since a plurality of slave stations 200-1 to 200-N more than two are interconnected, the master station 200 should select one of the slave stations 200-1 to 200-N to be communicated. In other word, the master station 200 is required to output an address signal on the data wire 400.
  • the CPU 224 in the master station 200 sets the transmitting/receiving control flag 205 and stores eight-bit address data into the shift register 220 through the data buffer 221. Further, the CPU 224 stores data "0" into the presetable latch circuit 219, so that the transistor 229 is turned ON to output on the data wire 400 a change from the high level to the low level, as shown in Fig. 5. This level change on the data wire 400 are supplied in common to all the slave stations 200-1 to 200-N.
  • the falling edge detector 209 in each slave station thereby sets the flag 222. In the master station 200, the detectors 209 and 210 is in an inactivating state by the high level output of the mode register 202.
  • the CPU 224 in the master station 200 thereafter restores the data "1" into the latch circuit 219 to turn the transistor 229 OFF.
  • the data wire 400 is thereby changed to the high level by the resistor 450 with a time constant determined by the stray capacitance of the wire 400 and the resistance value of the resistor 450. It should be noted that this time constant is neglected in Fig. 5.
  • the change to the high level on the data wire 400 is supplied in common to all the slave stations 200-1 to 200-N, so that the leading edge detector 210 in each slave station sets the flag 223 and resets the flags 205 and 209. All the slave stations 200-1 to 200-N thus operate as a receiving station.
  • the CPU 224 in the master station 200 further restores the data "0" in the latch circuit 219.
  • the flag 222 in each of the slave and receiving stations 200-1 to 200-N is thereby set again, as shown in Fig. 5.
  • the master station 200 outputs on the data wire 400 a first signal having a leading edge and a second signal having a falling edge before outputting the address signal to set the flags 222 and 223 in all the slave stations 200-1 to 200-N.
  • the serial clock control circuit 203 in the master station 200 is thereafter activated to output a clock signal on the clock wire 300. Since the charging and discharging of the wire 300 are carried out by the transistors 211 and 212, respectively, the clock signal has sharp leading and falling edges.
  • the control circuit 203 further supplies a shift clock to the shift register 220 which thus outputs each bit of the address data in response to change from the high level to the low level of the shift clock.
  • the master station 200 outputs the clock signal on the clock wire 300 and transmits each bit of the address signal on the data wire 400 in synchronism with the falling edge of the associated clock pulse of the clock signal, as shown in Fig. 5.
  • the clock signal and the address signal are supplied in common to all the slave stations 200-1 to 200-N. Each slave station catches each bit of the address signal in its shift register 220 in synchronism with the leading edge of the associated clock pulse of the clock signal.
  • the serial data control circuit 207 produces an interrupt-signal 228 to the CPU 224.
  • the CPU 224 reads out the contents of the flags 222 and 223 and the data in the shift register 220. Since both of the flags 222 and 223 are "1", the CPU 224 judges that the data in the shift register 220 is address data, and thus compares it with the inherent address data allotted in each slave station.
  • the master station 200 has transmitted the address data for selecting the slave station 200
  • only the CPU 224 in the slave station 200 obtains an address coincident result and thus stores the data "1" in the acknowledge-signal output circuit 204.
  • the slave station 200-1 is selected.
  • the circuit 204 continues to the data "0".
  • the flags 222 and 223 are reset simultaneously with the data control of the acknowledge-signal output circuit 204, as shown in Fig. 5.
  • the serial clock control circuit 203 in each slave station detects the falling edge of the ninth clock pulse on the clock wire 300 and supplies an enabling-signal to the acknowledge-signal output circuit 204.
  • the transistor 229 in the selected slave station 200-1 is turned ON to produce the low level on the data wire 400. That is, the selected slave station 200-1 outputs an acknowledge-signal on the data wire 400 in synchronism with the falling edge of the ninth clock pulse.
  • the serial clock control circuit 203 catches the output level of the input buffer 208 in synchronism with the leading edge of the ninth clock to detect the acknowledge-signal from the slave station 200-1.
  • the acknowledge-signal output circuit 204 in the selected slave station 200-1 is brought into the inactivated state by the succeeding falling edge on the clock wire 300, so that the data wire 400 is changed to the high level by the resistor 450.
  • the serial clock output circuit 203 in the master station 200 thereafter stops the output of the clock signal, as shown in Fig. 5.
  • the master station 200 should output a command data signal which contains address selection information of a memory or port select information of an interface device and data read/write control information.
  • the CPU 224 in the master station 200 stores the command data in the shift register 220 and the data "0" in the presetable latch circuit 219.
  • the transistor 229 is thereby turned ON to produce on the data wire 400 a change from the high level to the low level while the clock wire 300 is in the high level, as shown in Fig. 5.
  • the falling edge detector 209 in the selected slave station 200 sets its flag 222.
  • the master station 200 thereafter activates the serial clock control circuit 203 to output the serial clock signal on the clock wire 300 and transmits the command data signal on the data wire 400, as shown in Fig. 5.
  • the CPU 224 When the selected slave station 200-1 receives the last bit of the command data signal, the CPU 224 is supplied with the interrupt-signal 228 and then reads out the contents of the flags 222 and 223 and the data in the shift register 220. Since only the flag 222 is "1", the CPU 224 judges that the data in the shift register 220 is command data, and then decodes it. Thus, master station 200 outputs only the second signal on the data wire 400 before transmitting the command data signal. The slave station 200-1 sends back an acknowledge-signal to the master station 200.
  • the CPU 224 stores into the shift register 220 data to be processed by the slave station 200-1.
  • the serial clock control circuit 203 is in this case continued to be activated, but it does not supply the shift clock to the shift register 220 until the data wire 400 is set free.
  • the serial clock control circuit 203 detects the free condition of the data wire 400, it supplies the shift clock to the shift register 220, so that the master station 200 transmits the data signal to the selected slave station 200-1.
  • both of the first and second signals are not outputted on the data wire 400 in the case of transmitting the data signal.
  • the CPU 224 in the slave station 200-1 reads out the contents of the flags 222 and 223 and the data in the shift register 220. Since both of the flags 222 and 223 are "0", the CPU 224 judges that the data read out of the shift register 220 is data to be processed. The slave station 200-1 thereafter sends back an acknowledge-signal to the master station 200.
  • the CPU 224 in the slave station 200-1 stores the required data into the shift register 220 and sets the transmitting/receiving control flag 205. Simultaneously, the acknowledge-signal output circuit 204 is stored with the data "1", and an acknowledge-signal is then sent back to the master station 200.
  • the master station 200 detects the acknowledge-signal and resets its transmitting/receiving control flag 205. Thus, the master station 200 is changed to a receiving station and the slave station 200-1 is changed to a transmitting station.
  • the serial clock control circuit 203 in the slave station 200-1 supplies the shift clock to the shift register 220 after the data wire 400 is set free.
  • the slave station 200-1 operates as a transmitting station and transmits each bit of the data signal on the data wire 400 in synchronism with each falling edge of the clock signal supplied from the master station 200, and the master station 200 operates as a receiving station and receives each bit of the data signal on the data wire 400 in synchronism with each leading edge of the clock signal.
  • the master station 200 thereafter sends an acknowledge-signal back to the slave station 200-1.
  • the slave station Since the data transmitting and data receiving are carried out in synchronism with the sharp falling edge and sharp leading edge of the clock signal, a data communication between stations are attained at a high speed. In addition, by detecting the contents of the flags 222 and 223, the slave station can judge the kinds of the received signal surely and easily.
  • the transmitting order of the command and data signals is not limited and the number of these signals is not limited, as shown in Fig. 6. More specifically, the master station 200 outputs on the data wire 400 both of the first and second signals and then transmits an address signal to select one of the slave stations 200-1 to 200-N. The master station 200 thereafter transmits first and second data signals D1 and D2 to the selected slave station, followed by outputting only the second signal to transmit a command signal thereto. Subsequently, the selected slave station operates as a transmitting station to transmit a third data signal D3 to the master station 200. The master station 200 outputs again both of the first and second signals and then transmits another address signal to select another of the slave stations 200-1 to 200-N. The master station 200 thereafter outputs only the second signal to transmit a command signal, followed by transmitting a fourth data signal D4 to a newly selected slave and receiving station.

Claims (4)

  1. Système de communication comprenant une pluralité de stations (100, 150, 200), un fil unique d'horloge (180, 300) interconnectant lesdites stations, et un fil unique de données (181, 400) interconnectant lesdites stations, au moins l'une desdites stations fonctionnant comme une station maître (100), une paire desdites stations fonctionnant comme une station émettrice et une station réceptrice, respectivement, ladite station maître comportant des moyens de sortie (120, 201) pour sortir un signal d'horloge sur ledit fil unique d'horloge, ledit fil unique de données étant couplé à des moyens logiques à fil de charge (182, 450), ladite station émettrice émettant chaque bit d'un signal de données sur ledit fil unique de données, et ladite station réceptrice recevant chaque bit dudit signal de données via ledit fil unique de données, caractérisé en ce que lesdits moyens de sortie (120, 201) comprennent un circuit à transistors push-pull (107-108, 211-212) pour commander ledit fil unique d'horloge à un premier niveau logique et à un deuxième niveau logique de manière à sortir ledit signal d'horloge sur ledit fil unique d'horloge, en ce que ladite station émettrice émet chaque bit dudit signal de données en synchronisme avec l'un d'un flanc de descente ou d'un flanc de montée de l'impulsion d'horloge associée dudit signal d'horloge, et en ce que ladite station réceptrice reçoit chaque bit dudit signal de données en synchronisme avec l'autre dudit flanc de montée ou dudit flanc de descente de l'impulsion d'horloge associée dudit signal d'horloge.
  2. Système selon la revendication 1, dans lequel ledit circuit à transistors push-pull a un premier transistor connecté entre une première borne d'alimentation et ledit fil unique d'horloge et un deuxième transistor connecté entre une deuxième borne d'alimentation et ledit fil unique d'horloge, et ladite station maître comporte en outre des moyens pour rendre passant l'un desdits premier et deuxième transistors.
  3. Système selon la revendication 2, dans lequel ledit premier transistor est d'un type de conductivité et ledit deuxième transistor est d'un type opposé de conductivité.
  4. Système selon la revendication 2, dans lequel lesdits moyens logiques à fil de charge comprennent une résistance connectée entre ledit fil unique de données et ladite première borne d'alimentation, et chacune desdites stations comporte un troisième transistor connecté entre ledit fil unique de données et ladite deuxième borne d'alimentation.
EP87112743A 1986-09-01 1987-09-01 Système interface pour bus sériel pour la transmission de données utilisant une ligne à deux fils comme bus d'horloge et bus de données Expired - Lifetime EP0258873B1 (fr)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP206407/86 1986-09-01
JP61206407A JPH0771079B2 (ja) 1986-09-01 1986-09-01 シリアルデ−タ転送装置
JP206405/86 1986-09-01
JP61206405A JP2578773B2 (ja) 1986-09-01 1986-09-01 シリアルデ−タ転送装置

Publications (3)

Publication Number Publication Date
EP0258873A2 EP0258873A2 (fr) 1988-03-09
EP0258873A3 EP0258873A3 (en) 1989-11-02
EP0258873B1 true EP0258873B1 (fr) 1995-11-22

Family

ID=26515637

Family Applications (1)

Application Number Title Priority Date Filing Date
EP87112743A Expired - Lifetime EP0258873B1 (fr) 1986-09-01 1987-09-01 Système interface pour bus sériel pour la transmission de données utilisant une ligne à deux fils comme bus d'horloge et bus de données

Country Status (3)

Country Link
US (1) US4847867A (fr)
EP (1) EP0258873B1 (fr)
DE (1) DE3751608T2 (fr)

Families Citing this family (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0786855B2 (ja) * 1987-04-15 1995-09-20 日本電気株式会社 シリアルデ−タ処理装置
US5206953A (en) * 1987-11-18 1993-04-27 Ricoh Company, Ltd. Data communication system
FR2635933B1 (fr) * 1988-08-31 1990-10-12 Bull Sa Procede de transmission d'information sur une liaison bidirectionnelle et dispositif de mise en oeuvre de ce procede
US5003537A (en) * 1989-06-22 1991-03-26 Digital Equipment Corporation Method of transmitting data at full bandwidth within a synchronous system when clock skew plus delay exceeds the cycle time
US5241564A (en) * 1989-08-30 1993-08-31 Digital Equipment Corporation Low noise, high performance data bus system and method
JPH0624356B2 (ja) * 1989-12-21 1994-03-30 株式会社東芝 データ転送方式
US5086427A (en) * 1990-04-09 1992-02-04 Unisys Corporation Clocked logic circuitry preventing double driving on shared data bus
US5042053A (en) * 1990-08-16 1991-08-20 Honeywell Inc. Zero-sync-time apparatus for encoding and decoding
JPH04287458A (ja) * 1991-03-18 1992-10-13 Fujitsu Ltd シリアルインターフェースの伝送速度制御方式およびデータ伝送を行う装置
US5341480A (en) * 1992-04-09 1994-08-23 Apple Computer, Inc. Method and apparatus for providing a two conductor serial bus
EP0574070B9 (fr) * 1992-06-10 2002-08-28 Koninklijke Philips Electronics N.V. Circuit interface de liaison entre microprocesseurs
US5367534A (en) * 1993-06-16 1994-11-22 Universal Data Systems, Inc. Synchronous flow control method
JP2704102B2 (ja) * 1993-10-22 1998-01-26 日本電気株式会社 クロック同期方式
US5740199A (en) * 1994-03-23 1998-04-14 Motorola Inc. High speed wire-or communication system and method therefor
US5793993A (en) * 1995-01-26 1998-08-11 General Magic, Inc. Method for transmitting bus commands and data over two wires of a serial bus
US5721737A (en) * 1995-05-09 1998-02-24 Smc Pneumatics, Inc. Serial transmission system for controlling a network of I/O devices
US6092138A (en) * 1997-01-30 2000-07-18 U.S. Philips Corporation Electronic apparatus having a high-speed communication bus system such as an I2 C bus system
TW362178B (en) * 1997-01-30 1999-06-21 Nxp Bv Electronic apparatus
US6233285B1 (en) * 1997-12-23 2001-05-15 Honeywell International Inc. Intrinsically safe cable drive circuit
US6047021A (en) * 1998-04-16 2000-04-04 Grimes; James E. Methods and apparatus for exchanging data
US6480498B1 (en) * 1998-07-01 2002-11-12 National Semiconductor Corporation High speed network switch bus clock
EP0990971A1 (fr) * 1998-09-30 2000-04-05 Semiconductor Ideas to The Market (ItoM) BV Configuration d'un ordinateur pour interfacer à un suppport de données sécurisé
US6426984B1 (en) * 1999-05-07 2002-07-30 Rambus Incorporated Apparatus and method for reducing clock signal phase skew in a master-slave system with multiple latent clock cycles
US6646953B1 (en) * 2000-07-06 2003-11-11 Rambus Inc. Single-clock, strobeless signaling system
US6643787B1 (en) * 1999-10-19 2003-11-04 Rambus Inc. Bus system optimization
US6987823B1 (en) * 2000-02-07 2006-01-17 Rambus Inc. System and method for aligning internal transmit and receive clocks
US6772251B1 (en) * 2001-05-04 2004-08-03 Cypress Semiconductor Corporation Bit interleaved data serial interface
WO2003010939A1 (fr) * 2001-07-25 2003-02-06 Sony Corporation Appareil d'interface
US6742061B1 (en) * 2002-03-08 2004-05-25 Nokia Corporation Accessory control interface
JP4263023B2 (ja) * 2003-06-02 2009-05-13 パナソニック株式会社 ２線式データ通信方法、システム、コントロール装置およびデータ記憶装置
KR100642639B1 (ko) * 2004-10-25 2006-11-10 삼성전자주식회사 반도체 메모리 장치
CN1320471C (zh) * 2004-11-30 2007-06-06 北京中星微电子有限公司 半双工串行通信总线外部设备接口
US7936793B2 (en) * 2005-04-01 2011-05-03 Freescale Semiconductor, Inc. Methods and apparatus for synchronizing data transferred across a multi-pin asynchronous serial interface
US7376020B2 (en) * 2005-12-13 2008-05-20 Microchip Technology Incorporated Memory using a single-node data, address and control bus
US7702832B2 (en) 2006-06-07 2010-04-20 Standard Microsystems Corporation Low power and low pin count bi-directional dual data rate device interconnect interface
JP4759494B2 (ja) * 2006-11-13 2011-08-31 パナソニック株式会社 シリアルデータ通信方式およびシリアルデータ通信装置
JP4600509B2 (ja) * 2008-04-22 2010-12-15 セイコーエプソン株式会社 送受信システム並びにマスターデバイス
DE102008062865B4 (de) * 2008-05-30 2016-09-22 Continental Teves Ag & Co. Ohg Serial-Peripheral-Interface-Schnittstelle mit verminderter Verbindungsleitungsanzahl
JP4656221B2 (ja) * 2008-09-30 2011-03-23 株式会社デンソー 通信装置及びクロック同期式通信システム
DE102010061771A1 (de) * 2010-11-23 2012-05-24 Robert Bosch Gmbh Kommunikationssystem und Verfahren zum Betreiben eines Kommunikationssystems
KR101824518B1 (ko) * 2011-05-13 2018-02-01 삼성전자 주식회사 전자 기기에서 디바이스 제어 방법 및 장치
US8989328B2 (en) * 2013-03-14 2015-03-24 Qualcomm Incorporated Systems and methods for serial communication
US9489009B2 (en) 2014-02-20 2016-11-08 Samsung Electronics Co., Ltd. System on chip, bus interface and method of operating the same
US9571155B2 (en) * 2014-08-25 2017-02-14 Samsung Display Co., Ltd. Method of startup sequence for a panel interface
GB2536309B (en) * 2015-03-09 2017-08-02 Cirrus Logic Int Semiconductor Ltd Low power bidirectional bus
TWI546676B (zh) * 2015-10-26 2016-08-21 新唐科技股份有限公司 主控電子裝置及其通訊方法
US10380060B2 (en) * 2016-06-17 2019-08-13 Etron Technology, Inc. Low-pincount high-bandwidth memory and memory bus
CN112583063B (zh) * 2019-09-30 2023-04-07 北京大瞬科技有限公司 控制器、充电线缆、识别充电线缆类型的系统及方法

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3858059A (en) * 1973-08-01 1974-12-31 Litton Business Systems Inc High speed driver circuit
US3916108A (en) * 1973-11-09 1975-10-28 Multiplex Communicat Inc Tdm communication system with centralized time slot address distribution
US3912947A (en) * 1974-07-05 1975-10-14 Motorola Inc Mos data bus control circuitry
CA1062376A (fr) * 1975-07-08 1979-09-11 Frank Kruglinski Systeme de commande de memoire
US4225752A (en) * 1978-03-03 1980-09-30 Burroughs Corporation High speed, low noise digital data communication system
US4184045A (en) * 1978-05-25 1980-01-15 Hansson Gert Ake G System and method for transmission of information
DE2837214A1 (de) * 1978-08-25 1980-03-06 Siemens Ag Anordnung zum uebertragen von digitalen datensignalen
JPS5922414B2 (ja) * 1980-10-08 1984-05-26 富士通株式会社 ラインドライバ回路
NL8005976A (nl) * 1980-10-31 1982-05-17 Philips Nv Tweedraads-bussysteem met een kloklijndraad en een datalijndraad voor het onderling verbinden van een aantal stations.
JPS5919434A (ja) * 1982-07-23 1984-01-31 Hitachi Ltd レベル保証回路
US4475191A (en) * 1982-12-10 1984-10-02 At&T Bell Laboratories Distributed time division multiplexing bus
JPS59200326A (ja) * 1983-04-26 1984-11-13 Nec Corp データ処理装置

Also Published As

Publication number Publication date
US4847867A (en) 1989-07-11
EP0258873A2 (fr) 1988-03-09
DE3751608T2 (de) 1996-06-27
DE3751608D1 (de) 1996-01-04
EP0258873A3 (en) 1989-11-02

Similar Documents

Publication Publication Date Title
EP0258873B1 (fr) Système interface pour bus sériel pour la transmission de données utilisant une ligne à deux fils comme bus d'horloge et bus de données
US4964141A (en) Serial data processor capable of transferring data at a high speed
US5592509A (en) Transceiver circuit with transition detection
US4984190A (en) Serial data transfer system
US4756006A (en) Bus transceiver
US4451886A (en) Bus extender circuitry for data transmission
US5758073A (en) Serial interface between DSP and analog front-end device
US5949982A (en) Data processing system and method for implementing a switch protocol in a communication system
US20020108011A1 (en) Dual interface serial bus
EP0620664A2 (fr) Système de réseau local
EP0893767A2 (fr) Méthode d'accès multiple flexible d'une pluralité de cartes à un bus sériel
EP0518488A1 (fr) Interface de bus et système de traitement
US5025414A (en) Serial bus interface capable of transferring data in different formats
US6693678B1 (en) Data bus driver having first and second operating modes for coupling data to the bus at first and second rates
US4837465A (en) Single rail CMOS register array and sense amplifier circuit therefor
US4760516A (en) Peripheral interrupt interface for multiple access to an interrupt level
CN114911743B (zh) Spi从机设备、spi主机设备和相关的通信方法
EP0196870B1 (fr) Circuit d'interface pour l'émission et la réception de données
KR20010053365A (ko) 디바이스간 직렬 버스 프로토콜
EP0408353B1 (fr) Circuit intégré à semi-conducteur
EP1071998B1 (fr) Unite d'entrainement de bus de donnees a haute vitesse
US4551821A (en) Data bus precharging circuits
US6470404B1 (en) Asynchronous communication device
JP3900327B2 (ja) シリアルデータ転送装置
KR0178588B1 (ko) I2c 프로토콜 통신 장치

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19870901

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB NL

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB NL

17Q First examination report despatched

Effective date: 19921016

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB NL

REF Corresponds to:

Ref document number: 3751608

Country of ref document: DE

Date of ref document: 19960104

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

REG Reference to a national code

Ref country code: GB

Ref legal event code: 732E

NLS Nl: assignments of ep-patents

Owner name: NEC ELECTRONICS CORPORATION

REG Reference to a national code

Ref country code: FR

Ref legal event code: TP

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20040901

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20040902

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20040905

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20040908

Year of fee payment: 18

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20050901

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20060401

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20060401

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20050901

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20060531

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee

Effective date: 20060401

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20060531