EP0158785B1 - Circuit câblé de gestion de fenêtres sur écran - Google Patents

Circuit câblé de gestion de fenêtres sur écran Download PDF

Info

Publication number
EP0158785B1
EP0158785B1 EP85101615A EP85101615A EP0158785B1 EP 0158785 B1 EP0158785 B1 EP 0158785B1 EP 85101615 A EP85101615 A EP 85101615A EP 85101615 A EP85101615 A EP 85101615A EP 0158785 B1 EP0158785 B1 EP 0158785B1
Authority
EP
European Patent Office
Prior art keywords
window
abscissa
ordinate
bits
screen
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
EP85101615A
Other languages
German (de)
English (en)
French (fr)
Other versions
EP0158785A1 (fr
Inventor
Guy Marcoux
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel Lucent SAS
Original Assignee
Compagnie Generale dElectricite SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Compagnie Generale dElectricite SA filed Critical Compagnie Generale dElectricite SA
Priority to AT85101615T priority Critical patent/ATE37109T1/de
Publication of EP0158785A1 publication Critical patent/EP0158785A1/fr
Application granted granted Critical
Publication of EP0158785B1 publication Critical patent/EP0158785B1/fr
Expired legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/14—Display of multiple viewports

Definitions

  • the present invention relates to graphical or alphanumeric visualization using point scanning, television type for an information processing system, and more particularly multi-window visualization making it possible to display independent image zones, of rectangular shapes, which can overlap.
  • Existing display devices generally use a screen controller formed by a specialized or non-specialized processor which generates a display maintenance signal by means of a scan, by lines of successive positions of character points , an image that can be displayed in whole or in part, and a simultaneous reading of an image memory containing appearance words defining the image at each point or character position using an address word, group of bits is a function of the rank of the point or character position scanned in a line being scanned and of which another group of bits is a function of the order of the line considered in the scanning frame.
  • the screen controller does not directly address the image memory for display maintenance but a composition memory reflecting the composition of the display in which another processor , or the screen controller itself, has assembled, from the content of the image memory and by means of fairly heavy software, the different image parts which must appear on the display in each window.
  • the composition memory can include the appearance words defining the graphics of the image at each point or character position. This is often the case with display terminals where the image memory is relegated to a central computer which ensures by remote transmission the management of the content of the composition memory, the screen controller having its role strictly limited to maintenance. of the display. This arrangement has the drawback of restricting the autonomy of the terminals and of monopolizing the memory capacity and the computation time of the central computer.
  • the object of the present invention is to remedy the aforementioned faults by means of a cable circuit which is simple to implement, indicating at any time to which window the point or character position being written on the screen belongs without impose restrictions on the definition of windows.
  • the screen controller registers point positions on the screen one by one by scanning lines, in accordance with the value of an aspect word stored in memory and specific to each point position called by means of an addressing word which is a function of the Cartesian coordinates defined by the scanning with a group of so-called abscissa bits representing more or less completely the rank, in a scanning line of the current point position and with a group of bits said to be ordinate also representing more or less completely the order, in the frame, of the scan line considered.
  • the image memory contains only a character code defining the graphics on the screen of a block formed of several dot positions usually 8 ⁇ 8 so that the group of bits of abscissa of the address word intended for the image memory is limited to the row of the block in a scan line while the group of ordinate bits is limited to the order of the character line considered, the complementary addressing within the block being applied, with the character code taken from the image memory, to a character memory.
  • the screen controller generates an address for the image memory corresponding to the XY coordinates in the screen scanning of very small areas scanned successively, positions of points, groups of positions of aligned points, cobblestones, representing the smallest possible partition of the screen from which the windows are defined and which will be referred to below as picture elements.
  • the screen controller makes it possible to display on the screen in whole or in part, a particular document defined in image memory from appearance words relating to its image elements.
  • the use of windows on the screen makes it possible to display several documents, each window being linked to a particular document that can be displayed in whole or in part. It involves partitioning the image memory into pages each containing the appearance words relating to the image elements of a document and requires supplementing the addressing of the screen controller with a designation of the page concerned. that is, the window to which the image element being scanned on the screen belongs.
  • FIG. 1 represents the screen 1 defined in image elements identified by Cartesian coordinates XY appearing, as indicated above, in the address word of the screen controller.
  • This screen 1 comprises different windows A, B. C, D rectangular, parallel to the edges of the screen and of various sizes which are entirely determined by their projections DX, DY on the two coordinate axes defined by the sweeping maintenance line. display performed by the screen controller.
  • the window to which the scanned image element belongs From the DX, DY projections of the windows and their order of superimposition on the screen assumed here to be the alphabetical order of the letters which refer.
  • the membership of an image element in a window can be deduced from the simultaneous membership of the values of the abscissa X and ordered parts Y of the addressing word of the screen controller to the projections DX, DY of the window considered while the uncertainty resulting from the simultaneous belonging of an image element to several windows can be removed by considering the windows in an order of priority coinciding with their order of superposition.
  • FIG. 2 schematically illustrates the constitution which results therefrom for a window management circuit supplementing the addressing of the image memory supplied by a screen controller.
  • This presents the screen 1 with an image element 2 being scanned in the display maintenance scan for which the screen controller generates an address word having an x-value part of the value x and a ordered part of value y.
  • An auxiliary memory of the abscissa projections of the windows 3 contains the projections DX of the windows on the x-axis. It is addressed by the abscissa bit group X of the address word of the screen controller and has as many addressable locations as there are discrete values taken by this abscissa bit group X.
  • Each of its locations contain abscissa occupation pointers, in number equal to that of the windows, four in this example, which are formed by a bit taking the value 1 if the window considered projects on the abscissa value x considered and 0 in the opposite case.
  • An auxiliary memory of the ordinate projections of the windows 4 contains the projections DY of the windows on the ordinate axis. It is addressed by the group of ordinate bits Y of the address word of the screen controller and has as many addressable locations as there are discrete values taken by this group of ordinate bits Y.
  • Each of its locations contain as many ordinates of occupation of ordinate as there are windows formed of a bit. taking the value 1 if the window considered is projected onto the ordinate value y considered and 0 in the opposite case.
  • a priority encoder 6 is connected to the outputs of the battery 5 of logic gates so as to make its order of priority coincide with that of superposition of the windows. It outputs the number N of the window visible on the screen at the location of the scanned image element. This number N associated with the address word XY of the screen controller is used to address the page of the image memory 7 relating to the document corresponding to the window concerned and, within this page, the aspect word or words corresponding to the scanned image element.
  • the content of the abscissa and ordinate projection auxiliary memories 3, 4 is modified outside the display maintenance scan lines, for example during the frame returns between two images by an auxiliary microprocessor, kt p which can possibly be that of the screen controller.
  • the capacity of these auxiliary memories depends on the number of windows but it is possible to reduce it by neglecting the least significant bits of the abscissa and ordered parts of the address word of the screen controller.
  • the counterpart of this operation is to magnify the visible image element vis-à-vis the windows and to limit the possibility of defining the windows.
  • FIG. 3 represents an exemplary embodiment of a window management circuit adapted to the case of a screen with 1024 ⁇ 1024 dot positions and of a screen controller 10 generating a display maintenance sweep at a frame rate of 50 frames per second, a separate addressing word per group of eight successive point positions in a scan line comprising a group of abscissa bits X at 7 bits and a group of ordinate bits Y at 10 bits and a signaling E of the occupancy state of its address bus.
  • An auxiliary processor 15 has its address bus connected directly to that of the screen controller 10, its data bus connected by buffer circuits 17, 18 to the data ports of the auxiliary memories 11, 12 and its control bus connected to the commands for registering auxiliary memories, blocking and transmission direction of the buffer circuits as well as signaling E of the screen controller. Outside the periods of use of the address bus by the screen controller 10 which are reported to it by the signaling E it ensures the control of the contents of the auxiliary memories 11, 12 that is to say the modifications of the forms Windows.
  • the maintenance of a screen of 1024 x 1024 positions of points at a rate of 50 images per second, with a reading of the image memory by group of eight positions of successive points in a scanning line corresponds to a change in the value the address word of the screen controller approximately every 120 ns. during which the management circuit and the screen controller must have validly addressed the image memory which is a reasonable delay taking into account the read times of the random access memories of average speed insofar as the addressing delay caused by the window management circuit does not have to be accumulated with the image memory read time, this delay time can be compensated by a resynchronization in the image memory of the controller address word XY screen, its complement N provided by the priority encoder and scan synchronization signals delivered by the screen controller.
  • Neglecting the three least significant bits of the ordinate bit group Y of the screen controller addressing amounts to revealing be vis-à-vis the windows an image element the size of a block of 8 x 8 and not of a line segment of 8 positions of points.
  • the size of such a block being very small vis-à-vis that of the screen, this results in an insignificant limitation of the definition of the windows.
  • the number of windows can be extended by widening the window management circuit. For example for 32 windows, it is necessary to use auxiliary memories 11, 12 formed of random access memories organized in 128 words of 32 bits, to take a battery 12 of 32 logic gates of type "and and to cascade four priority encoder circuits each provided for one byte.
  • the window management circuit can be designed according to a serial technique with operation in several successive phases for each addressing cycle of the screen controller, which consequently reduces the number of elements of the battery 12 of logic gates and the capacities of the priority encoder 14 and of the buffer circuits 17, 18.
  • FIG. 4 schematically illustrates a circuit for managing 32 windows of this design intended for a screen of 512 x 512 positions of dots whose display is maintained at a rate of 50 images per second using a controller screen addressing the image memory in groups of eight successive positions of points in a scan line, the value of the address word changing approximately every 480 ns.
  • the windows of this management circuit are defined according to a grid whose mesh makes 8 x 8 positions of points, that is to say that the 3 least significant bits of the group of bits of ordinate Y of the word screen controller address are neglected.
  • This management circuit comprises a counter 20 rotating at a rate four times faster than that of change of, value of the address word XY generated by the screen controller and delivering two phase bits ⁇ one evolving at this rate four times faster and the other at half that rate.
  • the abscissa projection auxiliary memory 21 has a capacity of 256 words of 8 bits. It is addressed by the two phase bits ⁇ in four zones of 64 words of 8 bits themselves addressed by means of the 6 bits of part X of the address word of the screen controller.
  • the ordinate projection auxiliary memory 22 also has a capacity of 256 words of 8 bits addressed in four zones of 64 words of 8 bits by the two phase bits ⁇ , each zone being addressed internally by the 6 most significant bits of the ordered part Y of the address word of the screen controller.
  • the battery of logic gates of type “and 23 with two inputs connected to the bits of the same rank of the data ports of the auxiliary memories stores eight elements and the priority encoder 24 eight inputs although the number of windows is 32.
  • the encoder priority is provided with a blocking circuit formed by a flip-flop interposed between its output EO for signaling triggering and its inhibition input Ei, and reset to zero by the falling edge of the most significant phase bit.
  • a register with five parallel bits 26 delivers the window number N from the phase bits ⁇ and from the three bits of the output of the priority encoder 24 which it records on the order of the trigger signaling output EO of l priority encoder 24.
  • This window management circuit determines to which window the image element scrutinized by the screen controller belongs by examining the DX, DY projections of the 32 windows by four successive groups of eight, one group during each phase, the windows are considered in decreasing order of priority so that the first and only triggering by cycle of the priority encoder corresponds to the window visible on the screen.
  • the register with five parallel bits 26 delivers the number of the window sought from the number of the latter in a group delivered by the priority encoder and from the number of the group concerned delivered by the phase bits of the counter.
  • FIG. 5 illustrates a variant of the window management circuit described in relation to FIG. 3.
  • the auxiliary memories for abscissa projection and ordinate projection are combined in a single random access memory 30 addressed to the times by the abscissa bit group X and the ordinate bit group Y of the address word of the screen controller.
  • a buffer register 31 placed at the output of the random access memory 30 makes it possible to simultaneously present to the battery of logic gates of type “and 32 the pointers of abscissa occupation and ordinate occupation of the different windows for the element d image being scanned.
  • a priority encoder 33 connected following the battery of logic gates 32 delivers the window number N.
  • the buffer register 31 is written at the start of each scan line with the ordinate occupation pointers which remain invariant throughout a line. For this, it receives a registration order ⁇ ′ also used for addressing in the RAM 30 of the DX or DY parts.
  • This variant simplifies the access of the auxiliary processor to the memory 30 of the window management circuit.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Digital Computer Display Output (AREA)
  • Image Generation (AREA)
  • Details Of Aerials (AREA)
  • Gas Or Oil Filled Cable Accessories (AREA)
  • Window Of Vehicle (AREA)
  • Coating With Molten Metal (AREA)
  • Communication Cables (AREA)
  • Liquid Crystal (AREA)
EP85101615A 1984-02-20 1985-02-14 Circuit câblé de gestion de fenêtres sur écran Expired EP0158785B1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AT85101615T ATE37109T1 (de) 1984-02-20 1985-02-14 Festverdrahtete einrichtung zum steuern von fenstern auf einem bildschirm.

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR8402510 1984-02-20
FR8402510A FR2559927B1 (fr) 1984-02-20 1984-02-20 Circuit cable de gestion de fenetres sur ecran

Publications (2)

Publication Number Publication Date
EP0158785A1 EP0158785A1 (fr) 1985-10-23
EP0158785B1 true EP0158785B1 (fr) 1988-09-07

Family

ID=9301176

Family Applications (1)

Application Number Title Priority Date Filing Date
EP85101615A Expired EP0158785B1 (fr) 1984-02-20 1985-02-14 Circuit câblé de gestion de fenêtres sur écran

Country Status (6)

Country Link
US (1) US4670752A (enrdf_load_stackoverflow)
EP (1) EP0158785B1 (enrdf_load_stackoverflow)
JP (1) JPS60188992A (enrdf_load_stackoverflow)
AT (1) ATE37109T1 (enrdf_load_stackoverflow)
DE (1) DE3564876D1 (enrdf_load_stackoverflow)
FR (1) FR2559927B1 (enrdf_load_stackoverflow)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB8428443D0 (en) * 1984-11-10 1984-12-19 Int Computers Ltd Data processing
JPS61188582A (ja) * 1985-02-18 1986-08-22 三菱電機株式会社 マルチウインドウ書込み制御装置
GB8508668D0 (en) * 1985-04-03 1985-05-09 British Telecomm Video display apparatus
US4710767A (en) * 1985-07-19 1987-12-01 Sanders Associates, Inc. Method and apparatus for displaying multiple images in overlapping windows
US4769636A (en) * 1985-08-14 1988-09-06 Hitachi, Ltd. Display control method for multi-window system
JPS6249577A (ja) * 1985-08-29 1987-03-04 Agency Of Ind Science & Technol マルチウインド優先制御方式
US4777486A (en) * 1986-05-09 1988-10-11 A-Squared Systems Video signal receiver for computer graphics system
JPH0814785B2 (ja) * 1986-09-24 1996-02-14 株式会社日立製作所 表示制御装置
US4884199A (en) * 1987-03-02 1989-11-28 International Business Macines Corporation User transaction guidance
US4965558A (en) * 1987-07-15 1990-10-23 Interand Corporation Method and apparatus for image retrieval
JPS6426221A (en) * 1987-07-22 1989-01-27 Sharp Kk Fast page turning control system
US4890098A (en) * 1987-10-20 1989-12-26 International Business Machines Corporation Flexible window management on a computer display
US5396263A (en) * 1988-06-13 1995-03-07 Digital Equipment Corporation Window dependent pixel datatypes in a computer video graphics system
US5216413A (en) * 1988-06-13 1993-06-01 Digital Equipment Corporation Apparatus and method for specifying windows with priority ordered rectangles in a computer video graphics system
US5128658A (en) * 1988-06-27 1992-07-07 Digital Equipment Corporation Pixel data formatting
US5001469A (en) * 1988-06-29 1991-03-19 Digital Equipment Corporation Window-dependent buffer selection
US5185597A (en) * 1988-06-29 1993-02-09 Digital Equipment Corporation Sprite cursor with edge extension and clipping
US5075675A (en) * 1988-06-30 1991-12-24 International Business Machines Corporation Method and apparatus for dynamic promotion of background window displays in multi-tasking computer systems
US4961071A (en) * 1988-09-23 1990-10-02 Krooss John R Apparatus for receipt and display of raster scan imagery signals in relocatable windows on a video monitor
US5592678A (en) * 1991-07-23 1997-01-07 International Business Machines Corporation Display adapter supporting priority based functions
US5276437A (en) * 1992-04-22 1994-01-04 International Business Machines Corporation Multi-media window manager
US5557298A (en) * 1994-05-26 1996-09-17 Hughes Aircraft Company Method for specifying a video window's boundary coordinates to partition a video signal and compress its components
JP2004094385A (ja) * 2002-08-29 2004-03-25 Olympus Corp 画像入力装置の領域選択方式、領域選択方法及び領域選択プログラム
KR102208441B1 (ko) * 2014-06-13 2021-01-27 삼성전자주식회사 화면을 포함하는 전자 장치

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4197590A (en) * 1976-01-19 1980-04-08 Nugraphics, Inc. Method for dynamically viewing image elements stored in a random access memory array
US4295135A (en) * 1978-12-18 1981-10-13 Josef Sukonick Alignable electronic background grid generation system
JPS5891492A (ja) * 1981-11-27 1983-05-31 株式会社日立製作所 画像表示装置の制御方式
US4533910A (en) * 1982-11-02 1985-08-06 Cadtrak Corporation Graphics display system with viewports of arbitrary location and content
US4554538A (en) * 1983-05-25 1985-11-19 Westinghouse Electric Corp. Multi-level raster scan display system
US4542376A (en) * 1983-11-03 1985-09-17 Burroughs Corporation System for electronically displaying portions of several different images on a CRT screen through respective prioritized viewports

Also Published As

Publication number Publication date
EP0158785A1 (fr) 1985-10-23
FR2559927A1 (fr) 1985-08-23
ATE37109T1 (de) 1988-09-15
US4670752A (en) 1987-06-02
FR2559927B1 (fr) 1986-05-16
JPH0254957B2 (enrdf_load_stackoverflow) 1990-11-26
JPS60188992A (ja) 1985-09-26
DE3564876D1 (en) 1988-10-13

Similar Documents

Publication Publication Date Title
EP0158785B1 (fr) Circuit câblé de gestion de fenêtres sur écran
US6246422B1 (en) Efficient method for storing texture maps in multi-bank memory
EP0438193B1 (en) Display apparatus and method of operating such an apparatus
GB2219178A (en) State machine controlled video processor
FR2554256A1 (fr) Appareil et procede de regeneration d'un tampon de trames fonctionnant a grande vitesse
US5585863A (en) Memory organizing and addressing method for digital video images
EP0202166B1 (fr) Circuit de mémoire d'image virtuelle permettant le multifenêtrage
EP0346437A1 (en) APPARATUS FOR GENERATING A CURSOR SHAPE ON A DISPLAY SCREEN.
CA2294668C (en) Span-based multi-sample z-buffer pixel processor
FR2588405A1 (fr) Dispositif d'affichage graphique
JPH06101039B2 (ja) ウインドウ画像データの読出処理方式
CA1054274A (fr) Memoire numerique d'image
FR2563024A1 (fr) Dispositif pour modifier l'aspect des points d'une image sur un ecran d'une console de visualisation d'images graphiques
EP0110180A1 (en) Storage apparatus for video data
BE849340A (fr) Ensemble de commande de visualisation de caracteres alphanumeriques
EP0191656B1 (fr) Générateur de caractères et utilisation d'un tel générateur dans un système de visualisation
JPH0751370B2 (ja) 像形成装置
JPS62187884A (ja) 回転画像表示装置
JPH06324935A (ja) アドレス発生器およびアドレス発生システム
FR2559933A1 (fr) Circuit de gestion memoire pour visualisation sur ecran
FR2811091A1 (fr) Procede et dispositif de rearrangement d'un document electronique
Dévai Scan-line methods for parallel rendering
JPH05265440A (ja) グラフィックディスプレイ表示装置
JPH10145585A (ja) 拡大画像生成装置
EP0085593A1 (fr) Dispositif de lecture et d'écriture de la mémoire de page d'un terminal à écran cathodique

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): AT BE CH DE FR GB IT LI LU NL SE

17P Request for examination filed

Effective date: 19860417

17Q First examination report despatched

Effective date: 19871103

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE CH DE FR GB IT LI LU NL SE

REF Corresponds to:

Ref document number: 37109

Country of ref document: AT

Date of ref document: 19880915

Kind code of ref document: T

REF Corresponds to:

Ref document number: 3564876

Country of ref document: DE

Date of ref document: 19881013

GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)
ITF It: translation for a ep patent filed
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19890228

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: LU

Payment date: 19900207

Year of fee payment: 6

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: AT

Payment date: 19911230

Year of fee payment: 8

Ref country code: FR

Payment date: 19911230

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19920102

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: CH

Payment date: 19920122

Year of fee payment: 8

Ref country code: SE

Payment date: 19920122

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: BE

Payment date: 19920129

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19920218

Year of fee payment: 8

ITTA It: last paid annual fee
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 19920229

Year of fee payment: 8

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Effective date: 19930214

Ref country code: AT

Effective date: 19930214

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Effective date: 19930215

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Effective date: 19930228

Ref country code: LI

Effective date: 19930228

Ref country code: BE

Effective date: 19930228

BERE Be: lapsed

Owner name: CIE GENERALE D'ELECTRICITE

Effective date: 19930228

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Effective date: 19930901

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 19930214

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Effective date: 19931029

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Effective date: 19931103

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

EUG Se: european patent has lapsed

Ref document number: 85101615.4

Effective date: 19930912