EP0130150A1 - Elektronischer Chronograph hauptsächlich in einer Uhr - Google Patents

Elektronischer Chronograph hauptsächlich in einer Uhr Download PDF

Info

Publication number
EP0130150A1
EP0130150A1 EP84810303A EP84810303A EP0130150A1 EP 0130150 A1 EP0130150 A1 EP 0130150A1 EP 84810303 A EP84810303 A EP 84810303A EP 84810303 A EP84810303 A EP 84810303A EP 0130150 A1 EP0130150 A1 EP 0130150A1
Authority
EP
European Patent Office
Prior art keywords
time
counter
timed
memory
chronograph
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP84810303A
Other languages
English (en)
French (fr)
Other versions
EP0130150B1 (de
Inventor
Marcel Réne Gerber
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TAG Heuer SA
Original Assignee
TAG Heuer SA
HEUER LEONIDAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by TAG Heuer SA, HEUER LEONIDAS filed Critical TAG Heuer SA
Publication of EP0130150A1 publication Critical patent/EP0130150A1/de
Application granted granted Critical
Publication of EP0130150B1 publication Critical patent/EP0130150B1/de
Expired legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G04HOROLOGY
    • G04CELECTROMECHANICAL CLOCKS OR WATCHES
    • G04C3/00Electromechanical clocks or watches independent of other time-pieces and in which the movement is maintained by electric means
    • G04C3/14Electromechanical clocks or watches independent of other time-pieces and in which the movement is maintained by electric means incorporating a stepping motor
    • G04C3/146Electromechanical clocks or watches independent of other time-pieces and in which the movement is maintained by electric means incorporating a stepping motor incorporating two or more stepping motors or rotors
    • GPHYSICS
    • G04HOROLOGY
    • G04FTIME-INTERVAL MEASURING
    • G04F8/00Apparatus for measuring unknown time intervals by electromechanical means
    • G04F8/006Apparatus for measuring unknown time intervals by electromechanical means running only during the time interval to be measured, e.g. stop-watch
    • GPHYSICS
    • G04HOROLOGY
    • G04GELECTRONIC TIME-PIECES
    • G04G9/00Visual time or date indication means
    • G04G9/0082Visual time or date indication means by building-up characters using a combination of indicating elements and by selecting desired characters out of a number of characters or by selecting indicating elements the positions of which represents the time, i.e. combinations of G04G9/02 and G04G9/08

Definitions

  • the present invention relates to an electronic chronograph, in particular an electronic, analog chronograph watch, timed time counter comprising at least one hand of timed time minutes, a hand of timed time seconds and a hand of hundredths of a second of timed time, stepper motors moving the hands of the minutes and seconds of time timed during time counting and on the other hand, the hand of the hundredths of a second of time timed after taking the time, according to a memorized value.
  • a piece that can be produced in a wristwatch format that makes it easy to "split" that is, to take the exact time for a very rapid succession of runners' passages, then to read all these times successively afterwards, under a analog form, would certainly find an interest marked by timekeepers, typically for sports timekeeping, but also for other types of timekeeping.
  • the object of the present invention is to provide an analog electronic chronograph, in particular in the form of an analog electronic chronograph watch, making it possible to achieve the desirable performance previously mentioned, while avoiding the drawbacks of the prior art which often resided in too large a complication either of manufacturing or of use, or in a lack of flexibility and adaptability to the different types of timing that may arise.
  • the chronograph watch comprises a housing 1, containing an electronic assembly for actuating the hands for measuring the current time and the hands of the different chronograph function variants.
  • the current time is displayed, in a conventional manner, by an hour hand 2, central, a minute hand 3, also central, a minute hand 3, also central, and a second hand 4, in the "six o'clock" position. , as has often been done.
  • the hands of the chronograph function consist of a timed time hour hand 8, a timed time minute hand 7, located respectively at "twelve o'clock" and "nine o'clock".
  • the most important hands for timing i.e.
  • the hand 6 of the seconds of timed time and the hand 5 of the hundredths of a second of timed time are also central hands, the hand of the hundredths of seconds of timed time working on an entirely external scale of a cir dial cular on which a unit of a hundredth of a turn can easily be read.
  • the watch includes a series of timed time memories, and the contents of these memories can be selectively displayed, a digital display field 13, typically with liquid crystal, providing the indication of that of the memories.
  • the hands of the chronograph function indicate the content.
  • the hundredths of a second hand is not moved continuously but it is brought afterwards on the desired value, electronically recorded, once the time to be measured has been grasped. In operation, the hundredths of a second hand 5 remains stationary as long as the time is being counted and the display of a timed time has not been called up.
  • the SPLIT function is the typical, most common function, which allows intermediate time scores throughout a course or. crossing scores of different runners during the same basic timing.
  • a press on a push-button 10 started counting the chronograph, and one or more new presses on this button will make it possible to note intermediate times, even a final time.
  • the counting of time bases will continue until there is terminated by a STOP function using a push button 11.
  • a first press on this push button has stopped counting, that is to say stopped the seconds hands, minutes and hours of timed time and caused the passage of the hundredths of a second hand, in the blink of an eye, on the desired value, a new press on this push button 11 returns all these hands to the zero position.
  • each press by which the time of a passage is recorded does not interrupt the operation of the basic counter but instantly resets it to zero, which means that a new count begins.
  • This LAP system is used for example for racing circuits when you want to know each time the time taken by a racer to complete a lap. Thus, the timing of the end of the previous lap coincides with the timing of the timing of the next lap.
  • Pressing push-button 10 starts the time counter, hands 6, 7 and 8 rotate.
  • a second press on push-button 11 resets the counter to zero, i.e. the four hands 5, 6, 7 and 8 are brought to zero.
  • the digital display 13, representative of the rank of the memory whose content is displayed remains at zero.
  • the function is the same as above, except for the fact that, following the first pressure on the push-button 11, a new pressure is applied on the push-button 10 so that the hands 6, 7 and 8 start again, while the hundredths of a second hand stays where it was. Then, the next pressure on the pusher 11 again stops the needles, and the process can be repeated as much as desired. At the end, when the pusher 11 has been pressed twice in succession, the second pressure on the pusher brings all the needles to zero. The digital display 13 also remains at zero in this function.
  • Pressing push-button 10 starts counting the time, hands 6, 7 and 8 turn. Pressing the pusher 10 again performs a "SPLIT", that is to say that the time counter does not stop, but the first memory stores the time of the SPLIT. At the same time, the device determining which memory is read, causes the reading of the first memory, so that the hands 6, 7 and 8 stop at the time corresponding to the instant when one pressed on button 10, and at the same time hand 5, hundredths of a second, joins the memorized value. The digital display then indicates "1", which means that the content of the first memory is displayed.
  • the hands 6, 7 and 8 join the time value of the time counter, more precisely they join the value of the following memory, which is itself synchronized on the time counter.
  • the needle 5 remains in place; the display 13 will mark "2" suggesting that we could take a second SPLIT, but we admit here that there is only one. Then, pressing the button 11 stops the time counter, the hands 6, 7 and 8 stop on the measured time, the needle 5 returns to the position corresponding to the number of hundredths measured.
  • Pressing push-button 10 starts the time counter, hands 6 and 7 rotate. Then, a first press of SPLIT, again on push-button 10, causes the time thus detected to be memorized in a first memory, but the basic time counter does not stop. On the other hand, the hands 6, 7 and 8 stop at the positions corresponding to the time thus memorized and the needle 5 rejoins the memorized value.
  • the digital display 13 indicates "1". Then, for example, if a certain number of runners arrive very quickly at the pointing location, press the pusher 10 again. The corresponding time values are successively memorized, each time in a memory later. However, the digital display always indicates the value "1", and the hands remain positioned on the indications of the first recorded time.
  • pressing the push-button 12 switches the display to the second memory, the digital display 13 indicates "2", and the hands 5, 6, 7 and 8 are quickly brought to the value stored in the second memory, that is to say that they indicate the time of the second "SPLIT".
  • a new press on the push-button 12 similarly displays the time recorded in the third memory, while the digital display 13 indicates "3". It is thus possible to continue calling up the times successively stored in the different memories. If it happens that we pass on a memory which has not yet recorded a time, hands 6, 7 and 8 start to turn again, because this memory is still synchronized on the basic counter.
  • This "RATTRAPANTE” or RESYNCHRONIZATION function is useful mainly when, after having loaded all the memories, there are still times to be sampled, that is to say that the number of runners is greater than the number of memories. We can then start again to take times (SPLITS) which will come back successively in memories 1, 2, etc. To call up the display of the next memory, pressure is exerted on the push-button 12. It should be noted that, at the time of the first SPLIT while the digital display 13 is still on zero, the change to "1" is done automatically , and the hands are positioned on the value memorized in the first memory, without it being necessary to act on the push-button 12.
  • a first press on the pusher 10 starts the counter, the hands 6, 7 and 8 rotate. Then, a first time taking pressure again on the push-button 10 causes the display of the first time thus memorized in the first memory, the display digi tal 13 indicates "1".
  • a first press on the pusher 10 starts the counter, the hands 6, 7 and 8 rotate. Then, a first time taking pressure again on the push-button 10 causes the display of the first time thus memorized in the first memory, the display digi tal 13 indicates "1".
  • push button 11 stop
  • the function RATTRAPANTE, RESYNCHRONISATION may either be possible only when the counter is running, or may also be possible when the counter is stopped.
  • To perform this function always first press push-button 12, which prepares the action, then push-button 11, which resynchronizes all the memories on the basic counter. If it is stopped, all memories will re-synchronize to the value at which the base counter is stopped. On the other hand, because the pusher 11 is pressed while the pusher 12 is also being pressed, this pressure on the pusher 11 does not cause a reset (or RESET).
  • the first memory will memorize the time of the first lap, the second memory the time of the second lap, the third memory the time of the third lap, etc. If you have to memorize a number of lap times greater than the number of available memories, you can use the SHIFT, RESYNCHRONIZATION function exactly as seen above; naturally times of laps memorized prior to RESYNCHRONISATIO N are lost, that is to say that the memories are unloaded and made free for the next memorization.
  • the digital display field 13 displays the rank of the memory whose content is displayed.
  • this display field shows the date.
  • a timed circuit means that, after approximately 3 sec, the control of the display 13 changes and the date appears in this field.
  • This appearance of the date remains as long as the pusher 12 is pressed; as soon as it is released, the memory rank read is displayed again.
  • Such pressure on the pusher 12, to temporarily display the date does not cause the otherwise usual action of a pressure on the pusher 12, that is to say the advancement of a step of the rank of the memory of which the content is displayed.
  • FIG. 2E the four figures 2A, 2B, 2C and 2D form a whole, in the manner which is illustrated in FIG. 2E.
  • Fig. 3 is a diagram of the counter-comparator 51 of FIG. 2B, whose rather particular structure deserved to be represented in more detail.
  • Fig. 4 is a detailed diagram of a memory such as memories 66, 67, 68. of FIG. 2C. It will also be noted that, in order to more easily find the elements, reference signs have been taken between 20 and 39 for FIG. 2A, between 40 and 59 for fig. 2B, between 60 and 79 for fig. 2C and between 80 and 110 for fig. 2D. The reference signs of fig. 3 are between 110 and 120, those of FIG. 4 between 130 and 140.
  • An oscillator 21, controlled by quartz, provides a high frequency which is divided up to 100 Hz in a frequency divider 22. Since then, there is, for the current time display function, a second frequency divider 23 providing a frequency of 1 Hz. This is applied to an AND gate 24, the other input of which is applied a level "1", unless an SO switch (second to zero) is manipulated and applies a level zero on this other entry. This switch is closed (passing) when the crown 9 for resetting the mechanical time of the hands 2, 3 and 4 indicating the current time is operated. In this case, the pulses at 1 Hz can no longer pass through the door 24 and the stepping motor which actuates the seconds hand of the current time is stopped.
  • a mechanical or electronic device could be provided which not only stops the second hand but resets it to zero.
  • pulses at 1 Hz exit from the door 24 and are applied to a circuit 25 which proceeds to the desired shaping of the pulses intended to advance a motor every 36 seconds.
  • This motor 36 actuates, as seen in 37a, a second hand, which, by a conventional gear mechanism, drives a minute hand which itself drives the hour hand.
  • a contact H (see fig. 2B lower left) is actuated twice a day by the hour hand of the current time, for counting the date.
  • the output at 100 Hz of the frequency divider 22 is also applied to a gate 30 which constitutes the control gate of the basic time counter for the chronograph function.
  • a gate 30 which constitutes the control gate of the basic time counter for the chronograph function.
  • the push-button 10 acts first of all on a shaping stage 26, the output signal of which puts a flip-flop 29 into working state.
  • the output Q of the latter is applied to the second input of the AND gate 30, so that the basic counter of the chronograph function operates when the flip-flop 29 is in the working state while it is stopped when this flip-flop is in the resting state.
  • a second flip-flop, 28 follows in its tilting the flip-flop 29, but with a delay equal to the duration of the pulse which acts on the flip-flop 29.
  • the push-button 11 is actuated and its pulse is shaped by a circuit 27.
  • This pulse is applied to an AND gate 37 whose other input receives the signal from the output Q of the flip-flop 28, and of which yet another input receives a signal C which is at level "1" when the push-button 12 is not pressed and which passes to level "O", when the latter is hurry.
  • the push button 11 is manipulated while the push button 12 is pressed, the STOP function cannot be performed.
  • a second manipulation of the push button 11 causes a reset function (RESE T ) via an AND gate 38, one input of which receives the signal from the pulse generator 27 and another of which input receives the signal from the output Q of the flip-flop 28.
  • the reset necessarily requires two manipulations of the pusher 11, which must first have been released in order to switch the flip-flop 28 back, before a new manipulation can cause the reset function through the door 38.
  • the latter also receives the signal C, which has the same effect as has just been explained concerning the door 37.
  • the door 30 is therefore on or off, and the basic counter of the chronograph function is either running or stopped.
  • the output signal from gate 30, by a line CT is first applied to a pulse formatter 51 which delivers a pulse every hundredths of a second.
  • This pulse is applied to the clock input of a memory counter 650 which counts according to a cycle of 100, (preferably two quartetts BCD in series) and which provides the information of hundredths of a second of chronograph.
  • a memory counter 650 which counts according to a cycle of 100, (preferably two quartetts BCD in series) and which provides the information of hundredths of a second of chronograph.
  • This information is provided on a line formed by a plurality of conductors, which is why the connection is drawn in thick lines.
  • the driver with the highest weighting switches once per cycle and is taken from the output information of the memory counter 65 o to be applied to a pulse former 62 which delivers a signal at one pulse per second.
  • this signal activates a memory counter 66, which counts to 60 and which provides the indication of seconds on a line comprising a plurality of conductors.
  • a pulse trainer 63 which delivers one pulse per minute, which is applied as clock pulse to a memory counter 67 o which count the minutes.
  • the latter delivers the minute information on a multi-conductor line, and the highest weighting signal is taken to be applied to a pulse-forming stage 64 which delivers one pulse per hour to a 68 o memory counter. delivering time information on a multi-conductor line.
  • All of the memory counters 65, 66 0 , 67 and 68 o constitute the basic counter of the chronograph function.
  • the four multiple pieces of information output from these counters namely the information of the hundredths of a second of the chronograph, the information of the seconds of the chronograph, the information of the chronograph minutes, and the information of the chronograph hours, are delivered on bus lines which are applied respectively to the positioning inputs E of a whole series of memories 65 1 -65 n for hundredths of a second, 66 1 -66 n for the seconds, 67 1 -67 n for the minutes and 68 1 -68 n for hours.
  • there are groups of four memories each group being however considered to be a time information memory, ranging from hundredths of a second to hours.
  • memory no 1 for the group formed of memories (partial 65 1 , 66 1 , 67 1 , 68 1 , of memory no 2 for the group formed of the following (partial) memories, etc ... to memory no n, for the group formed of (partial) memories 65 n , 66, 67, 68.
  • Each (partial) memory shown in fig. 2C can advantageously have the structure shown in FIG. 4.
  • it consists of a memory element proper 135, the input of which is controlled by a multiple door 134, which lets or does not pass the multiple information located on the input E.
  • the output of memory element 135 is applied to an output circuit 136 which includes a multiple AND gate circuit 136a, and a group of output stages 136b. Again the information leaving the memory element 135 can be transmitted or stopped according to the command supplied to the multiple door 136a.
  • the output stages In fig. 4, only one of the output stages has been shown, and it can be seen that it is formed by a transistor 137 working on a resistor 138.
  • Such a configuration of output stages makes it possible to easily parallel the stages homologous output of all memories of the same weighting, this direct galvanic connection of all outputs on a conductor automatically establishing an OR function. It is noted that the resistance 138 can be extremely high, given the fact that there will be a large number of them in parallel. One can also provide for having a resistor 138 only for example on the outputs of the last memories, of rank n, the others being simply deleted.
  • An input Ts controls the multiple output gate 136a, and there is only ever one memory, the first, the second or the n-1 th, or the n th, whose output is on. Indeed, as we will see, there is only one of the memories (complete ranging from hundredths of a second to hours) which receives a signal of level "1" on its input Ts.
  • the inputs Ts of the different memories are supplied by the lines A - A, which correspond to the different outputs of the counter-comparator 51 which will be considered below.
  • the counters memories 65 o -68 o include the same output circuit 136a, which makes it possible to control their output exactly like that of simple memories, also by a TS input.
  • memories necessary even, they include two outputs, one (MCO, MS O, MMO MHO) to provide ongoing information corre- ondan p t e, for mayors subordinate and another output S, controlled by a circuit similar to circuit 136 of FIG. 4, and which delivers information only when it is desired to display the information even contained in the memory counters, that is to say the basic counter of the chronograph function.
  • the opening or closing of the multiple door 134, at the entry of each (partial) memory is controlled by a flip-flop 132 which is put in the working position on reception of a BL pulse (blocking), passing through a shaping stage 130, and which is put in the rest position by an impulse on an input Sy (Synchronization) via the shaping stage 131.
  • This is the information of the output Q of the flip-flop 132 which controls the multiple door 134, however passing through an OR gate 133.
  • the blocking pulse arriving through the stage 130, puts the flip-flop 132 in the working state and therefore establishes a zero level at the output Q.
  • the level applied to the multiple gate 134 is always level "1".
  • the BL pulse makes it non-passing, but only from the moment of its disappearance.
  • a level "1" appears at the entry of this gate 134 only during the very short duration of the pulse delivered by the pulse-forming stage 130, which means that, for a brief instant, the information present on the input E can pass on the memory element 135.
  • both the memory counters (“basic counter” or “zero counter”) and the various memories (memories no 1, memory no 2 ... memory no n) include the input Ts which allows the delivery of output information for display.
  • a door 35 is made passable and delivers a SPLIT pulse.
  • This pulse is applied to the clock input of a counter 39 having n positions, plus a zero position. At the start, this counter was reset to zero by a pulse on its input r. It is a counter of the type either online or in ring. In the zero position, none of the outputs B 1 to B n carries a signal. When a SPLIT pulse is applied, this counter advances by one row and its output B 1 carries a level "1". As can be seen in fig.
  • comparator counter 51 In fig. 2B, there is a comparator counter 51, the details of which are shown in FIG. 3 and will be considered later.
  • This counter has n positions, plus a zero position. It advances by one step each time it receives, on its clock input, a pulse which comes from a pulse former 44. The latter is controlled by the push-button 12, in such a way that it s now is to consider.
  • the pusher 12 may have intrinsic needing equ ⁇ s function, which advancing by one step the counter 51, an auxiliary function, which is to modify the effects of pressure on the push-buttons 10 or 11. In this case , its intrinsic function is inhibited.
  • the pusher 12 After passing through a pulse-forming stage 41, the pusher 12 puts a flip-flop 50 in the working position. The output of the latter is applied to an input of an AND gate 43 from which the other input receives the output of an inverter 42, itself also controlled by the push-button 12.
  • the door 43 does not turn on when the output Q of the flip-flop 50 passes to level "1".
  • the output Q of the flip-flop 50 activates a uni-vibrator which establishes between its input and its output, a delay of approximately 3 sec for transition to state "1; transmission of transition to state” 0 "being instantaneous.
  • a signal appears at the output of this uni-vibrator 52, and a flip-flop 53 is put in the working position, its output Q goes to level "O", and blocks an AND gate 47, which controls a selector 57 of the display In one position, this selector causes the display in field 13 of the chronograph watch, represented at 59 in Fig.
  • this display indicates the date.
  • pressing the switch C for more than 3 sec causes, during the time it remains pressed beyond these 3 sec, a temporary switching of the selector 57, which shows the 'indication of the date instead of the indication of the rank of the memory whose content is displayed, this can be useful for timekeepers.
  • the output Q of the flip-flop 53 is applied to an input of the OR gate 45, so that it returns the flip-flop 50 to the rest state before the switch 12 is released, which As a result, the intrinsic function of the latter (advance of one step of the counter-comparator 51) is inhibited.
  • This counter 51 is shown in more detail in FIG. 3.
  • it comprises an "On / BCD” converter 120 which delivers information to the aforementioned selector 57, which actuates the digital display 59 via a "BCD / 7 SEGM” converter 58.
  • the other input of the selector 57 receives a BCD signal which comes from a cycle counter of "3", 55, itself receiving a signal from a divider by two 54 which receives, by a switch H, one pulse at each revolution of the hour hand of current time (in 37 fig. 2A).
  • the selector 57 is controlled permanently by a flip-flop 56 which is put in the working position each time either the switch 10 operates (START or SPLIT) or each time the switch 12 operates so as to perform its intrinsic function (output from circuit 44). Furthermore, the flip-flop 56 is returned to the rest state either by the RESET function, resetting all the chronograph circuits, or by the STOP function, provided that at that time the counter- comparator 51 is in the zero position, that is to say controls the display of the basic time counter of the chronograph function and not the display of one of the memories. This reset function of the flip-flop 56 is carried out via an AND gate 40 and an OR gate 40a.
  • the comparator counter 51 also receives the pulses from SPLIT, just as it receives reset pulses (RESET) or also the pulses from the RESYNCHRONIZATION of the memory, coming from the AND gate 46. Furthermore, this counter receives information from the state of counter 39, previously considered and used to direct the SPLITS to the various memories.
  • RESET reset pulses
  • RESYNCHRONIZATION the pulses from the RESYNCHRONIZATION of the memory
  • n + 1 outputs of the counter-comparator 51 are applied to the n + 1 groups of inputs TS of the basic memory counters (zero memories) and of the various memories 1, 2, ... n-1, n It is therefore this counter 51 which determines from which counter memory or memory; the display will display the content.
  • an input register 111 which simply stores the information received from the counter 39. It also includes an output register 112, which provides the outputs A o ... A n of the counter 51.
  • the input cl of clock pulses each time this counter 112 advances by one step, while the reset input ( R Z), as well as the resynchronization input (RM), cause by means of d 'OR gate 113, resetting this counter 112.
  • This latter comprises a zero position plus n positions, from 1 to n.
  • the input register 111 also includes n positions plus a zero position, although its zero position is only rarely used.
  • the counter-comparator 51 of FIG. 3 includes different doors having different functions.
  • an AND gate 119 receives the SPLIT pulses, just as it receives, delayed by a timer stage 118, the output signal from the zero stage of the counter 112.
  • a SPLIT appears, a signal of level "1" appears at the exit of door 119.
  • This via a series of doors 114 to 114 has the effect of causing the setting of the register counter 112 at the position where the input counter 111.
  • the latter always includes the information of the rank of the memory having received the last information, if the counter 112 is at zero, a pulse of SPLIT does so automatically pass on the position which corresponds to the memory where precisely this SPLIT has just entered a timed time.
  • the passage of the counter 51 to position 1 is done automatically without requiring pulses on the clock input cL.
  • the counter 51 returns to its zero position and if, for example, a sixth SPLIT intervenes at that time.
  • This sixth SPLIT which will register in the sixth memory, will move the counter 112 to its position 6, which will automatically cause the display of the information contained in the memory no 6, at the same time as the display digital (13, 59) will display the number "6".
  • the counter 51 makes it possible to repeat a cycle in order to check recorded timed time values. Its cycle is n + 1. However, if only a small number of splits are recorded, its cycle is shortened so that, to review, for example, six or seven timed times, it is not necessary to pass each time by twenty-five positions of which nearly twenty would be empty. That is why we have the AND gates 115 o, 2 , 115 1,3 , ... 115 n-3, n-1 , 115 n-2 ,. The outputs of all these doors are connected by an OR gate 116 which, via a timer 117, acts on the OR gate 113 for resetting to zero.
  • an input of gate 46 still receives the signal Q, coming from output Q of flip-flop 28, which means that then the function of "memory resynchronization” can only take place if the counter is working.
  • the corresponding input of gate 46 is considered to be in the "l" state, and the 'memory resynchronization is also possible when the counter is at rest.
  • This "resynchronization memories” resynchronizes all memories 1 to n on the basic counter of the chronograph function (zero counter) but on the other hand, contrary to the "reset” function (or RESET), this resynchronization function "does not reset the base counter to zero.
  • the output of gate 46 then passing through OR gate 35, resets, by the RS link, all of the memories while being synchronized, by applying a pulse to their input Sy.
  • the comparator 48 compares the state of the memory display control counter 51 and the state of the counter 39 for controlling the entry of .SPLITS in the memories (or of addressing SPLITS in the memories). If the state of the counter 51 is at least as high as the state of the counter 39, this means that all of the stored information has been read at least once and it is possible to therefore allow resynchronization of memories. If the state of the counter 51 is lower than the state of the counter 39 (if for example six SPLITS have been stored while only four memories have been read), the comparator 48 does not deliver a signal of level "1" at its output, which prevents the operation of door 46 and therefore prohibits the "memory resynchronization" function. This prevents the risk that timed times will be recorded and lost before being read.
  • the information of hundredths of a second is first applied to an inhibitor circuit 106, at the same time it is applied, by a differentiator 108, to a delay circuit, of the uni-vibrator type, which, for returning to the rest state, exhibits a delay of at least 0.04 sec from the output compared to the entrance.
  • a delay circuit of the uni-vibrator type, which, for returning to the rest state, exhibits a delay of at least 0.04 sec from the output compared to the entrance.
  • the circuit 105 will return to the idle state after 0.04 sec, and the inhigibeur circuit 106 will cease to act, so that the information of the hundredths of a second will be applied to the comparator 81.
  • the comparator 81 does not receive a signal, while it receives the signal of the hundredths of a second when the latter is permanent .
  • the comparators 82, 83, 84 compare the setpoint information they receive (TS, TM, TH) with real situation information which they receive from a counter respectively 93, 94, 95.
  • This counter receives a reset pulse when the corresponding needle goes through zero, by mechanical means, by means of contacts R 2 , R 3 , R 4 . They then receive as many pulses as the motor, which means that their state will be representative of the position of the corresponding needle. If an impulse were to miss its purpose and did not turn the motor rotor, this fault would be quickly eliminated, on the next turn, by the zero crossing contact.
  • the comparators thus compare the actual position of the needle with the position that the needle should take, and as long as there is no identity, they give a signal of level "1" on their output Q, which makes passable a door respectively 85, 86, 87, also receiving on another input a clocked signal coming from a timing divider 33 supplied by the frequency divider 22.
  • the frequency of the timing divider will be adapted to the possibilities of the motors, taking into account also inertia of the needles; a frequency of the order of 30 to 50 Hz should be suitable.
  • the setpoint information advances only one unit at a time, that is to say that only one pulse is sent by the corresponding gate, 85, 86, 87, after which the comparator finds already the re-establishment of the coincidence.
  • the gates 85, 86, 87 send a series of pulses. if we do .
  • the shaping circuits 97, 98 and 99 put the signals in the shape desired for the actuation of the motors, respectively 1 0 2, for the seconds, 103 for the minutes and 104 for the hours. .
  • This counter 39 can be an “online” counter which, starting from zero, goes step by step until its last position "n", then stops, new pulses on its input and then remaining without effect.
  • this counter could be of the "ring” type, in the sense that a new pulse appearing on the input cl when the counter is already in its last position "n” causes the return of the counter in position "1" (but in no case in position "O").
  • a number of SPLITS equal to the capacity "n" of the counter can be recorded, after which the SPLITS (or LAPS) are no longer recorded, unless in the meantime performed a function of "resynchronization of memories, erasing the content of all memories and bringing the counter back to" O ".
  • recording a number of SPLITS (or LAPS) greater than the capacity of the counter (corresponding to the number of memories) is possible; assuming for example that there are twenty-five memories and that the 25th memory is already loaded, the next SPLIT (or LAP) will revert to memory no 1, the old content of which will be deleted. Therefore, the timed times n + 1, n + 2, n + 3, etc., will automatically take the place of the old timed contents 1, 2, 3, etc., without being necessary to perform meanwhile a "resynchronization" manipulation.
  • the chronograph or the chronograph watch according to the proposed design can also advantageously be produced in the format of a pocket watch.
  • the dial is larger and the various small inner dials, on which the second hand of current time 4, the hand of timed minute 7 and the hour hand of timed time work, would have advantage. to be further from the center than they are in the wristwatch-shaped part shown in fig. 1.
  • a modular arrangement will be used, comprising the stepping motor, the necessary reduction gears and the axis of the needle, forming the point of constructive view a separate subset.
  • This modular arrangement will allow without great difficulty to arrange the aforementioned small dials at a greater or lesser distance from the center depending on whether it will be a piece of wristwatch format or a piece of pocket watch format.
  • the watch could very well be produced in the format of a pocket watch or another format.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Measurement Of Unknown Time Intervals (AREA)
EP84810303A 1983-06-23 1984-06-21 Elektronischer Chronograph hauptsächlich in einer Uhr Expired EP0130150B1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CH3435/83 1983-06-23
CH343583A CH654717GA3 (de) 1983-06-23 1983-06-23

Publications (2)

Publication Number Publication Date
EP0130150A1 true EP0130150A1 (de) 1985-01-02
EP0130150B1 EP0130150B1 (de) 1988-03-02

Family

ID=4255905

Family Applications (1)

Application Number Title Priority Date Filing Date
EP84810303A Expired EP0130150B1 (de) 1983-06-23 1984-06-21 Elektronischer Chronograph hauptsächlich in einer Uhr

Country Status (5)

Country Link
EP (1) EP0130150B1 (de)
CA (1) CA1262051A (de)
CH (1) CH654717GA3 (de)
DE (1) DE3469614D1 (de)
WO (1) WO1985000230A1 (de)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0215345A1 (de) * 1985-08-28 1987-03-25 Casio Computer Company Limited Verschiedene Zwischenzeiten anzeigende Stoppuhr
EP0513429A2 (de) * 1991-05-17 1992-11-19 IDEEJA oHG Vorrichtung zum Anzeigen des Beginns der Parkzeit
EP0996042A1 (de) * 1998-04-21 2000-04-26 Seiko Epson Corporation Uhr und zeitmessverfahren
WO2005091086A1 (fr) * 2004-02-17 2005-09-29 Tag Heuer Sa Montre chronographe a affichage retrograde
NL1037424C2 (nl) * 2009-10-29 2011-05-02 Atte Nicolaas Bakker Chronograaf.
EP2503416A1 (de) * 2011-03-23 2012-09-26 Hamilton International AG Instrument for counting the duration of distinct phases
EP2894523A1 (de) * 2014-01-10 2015-07-15 ETA SA Manufacture Horlogère Suisse Tragbarer Gegenstand zur Steuerung einer Zusatzaktivität

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3876867A (en) * 1973-03-23 1975-04-08 Murray James W Electronic timer
GB2005875A (en) * 1977-10-04 1979-04-25 Seiko Instr & Electronics Improvements in or relating to electronic chronographs
DE2946328A1 (de) * 1978-11-21 1980-05-22 Berney Sa Jean Claude Analoge anzeigevorrichtung
CH627611GA3 (de) * 1978-08-23 1982-01-29
EP0048217A1 (de) * 1980-09-12 1982-03-24 Compagnie des Montres Longines, Francillon S.A. Elektronische Uhr
EP0070052A1 (de) * 1981-07-09 1983-01-19 Umberto Maglioli Electronische Uhr
GB2102601A (en) * 1981-03-27 1983-02-02 Citizen Watch Co Ltd Analog type of electronic timepiece

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3876867A (en) * 1973-03-23 1975-04-08 Murray James W Electronic timer
GB2005875A (en) * 1977-10-04 1979-04-25 Seiko Instr & Electronics Improvements in or relating to electronic chronographs
CH627611GA3 (de) * 1978-08-23 1982-01-29
DE2946328A1 (de) * 1978-11-21 1980-05-22 Berney Sa Jean Claude Analoge anzeigevorrichtung
EP0048217A1 (de) * 1980-09-12 1982-03-24 Compagnie des Montres Longines, Francillon S.A. Elektronische Uhr
GB2102601A (en) * 1981-03-27 1983-02-02 Citizen Watch Co Ltd Analog type of electronic timepiece
EP0070052A1 (de) * 1981-07-09 1983-01-19 Umberto Maglioli Electronische Uhr

Cited By (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0215345A1 (de) * 1985-08-28 1987-03-25 Casio Computer Company Limited Verschiedene Zwischenzeiten anzeigende Stoppuhr
EP0513429A2 (de) * 1991-05-17 1992-11-19 IDEEJA oHG Vorrichtung zum Anzeigen des Beginns der Parkzeit
EP0513429A3 (en) * 1991-05-17 1993-03-17 Ideeja Ohg Parking-time start indicator
EP0996042A1 (de) * 1998-04-21 2000-04-26 Seiko Epson Corporation Uhr und zeitmessverfahren
EP0996042A4 (de) * 1998-04-21 2004-03-17 Seiko Epson Corp Uhr und zeitmessverfahren
CH704948B1 (fr) * 2004-02-17 2012-11-30 Lvmh Swiss Mft Sa Montre chronographe électromécanique à affichage rétrograde.
US7596057B2 (en) 2004-02-17 2009-09-29 Tag Heuer Sa Chronograph watch with retrograde display
WO2005091086A1 (fr) * 2004-02-17 2005-09-29 Tag Heuer Sa Montre chronographe a affichage retrograde
CN102597893A (zh) * 2009-10-29 2012-07-18 阿特·尼古拉斯·巴克 计时器
WO2011053123A1 (en) 2009-10-29 2011-05-05 Atte Nicolaas Bakker Chronograph
NL1037424C2 (nl) * 2009-10-29 2011-05-02 Atte Nicolaas Bakker Chronograaf.
US8737175B2 (en) 2009-10-29 2014-05-27 Atte Nicolaas Bakker Chronograph
EP2503416A1 (de) * 2011-03-23 2012-09-26 Hamilton International AG Instrument for counting the duration of distinct phases
WO2012127008A1 (fr) * 2011-03-23 2012-09-27 Hamilton International Ag Instrument de comptage de duree de phases differenciees
US9317016B2 (en) 2011-03-23 2016-04-19 Hamilton International Ag Instrument for counting the duration of differentiated phases
EP2894523A1 (de) * 2014-01-10 2015-07-15 ETA SA Manufacture Horlogère Suisse Tragbarer Gegenstand zur Steuerung einer Zusatzaktivität
WO2015104129A3 (fr) * 2014-01-10 2015-09-17 Eta Sa Manufacture Horlogère Suisse Objet portable pour la gestion d'une activité annexe
KR20160106124A (ko) * 2014-01-10 2016-09-09 에타 쏘시에떼 아노님 마누팍투레 홀로게레 스위세 보조 활동을 관리하기 위한 휴대용 물체
US9727027B2 (en) 2014-01-10 2017-08-08 Eta Sa Manufacture Horlogere Suisse Portable object for control of an additional activity

Also Published As

Publication number Publication date
EP0130150B1 (de) 1988-03-02
WO1985000230A1 (fr) 1985-01-17
CH654717GA3 (de) 1986-03-14
CA1262051A (fr) 1989-10-03
DE3469614D1 (en) 1988-04-07

Similar Documents

Publication Publication Date Title
EP0143279B1 (de) Uhr mit analogischer und numerischer Anzeige
EP0617346B1 (de) Chronographuhr mit Datumanzeige
EP0083307B1 (de) Elektronische Chronographuhr
GB2067798A (en) Chronographic watch
EP0231451B1 (de) Elektronische Uhr mit zwei Motoren, die einen ewigen Kalender enthält
EP1716462A1 (de) Chronograph-uhr mit rückwärts-display
EP3084530B1 (de) Einstellungsvorrichtung für uhren
EP1625879B1 (de) Elektronische Armbanduhr zum Erfassen des Golf-Scores
EP0735442B1 (de) Analoges elektronischen Uhrwerk mit multifunktionellem Tagescheibe
EP0130150B1 (de) Elektronischer Chronograph hauptsächlich in einer Uhr
EP0031077B1 (de) Interaktive Vorrichtung zum Einführen von Daten in kleine Instrumente, insbesondere in Uhren
US4223523A (en) Electronic analog alarm timepiece
WO2006027517A2 (fr) Piece d'horlogerie electronique du type montre multifonctions d'aide a la navigation, notamment pour une mission spatiale
EP0064023A1 (de) Zeiteinstellvorrichtung für elektronische Uhr
CH333770A (de) Traktor mit Vierradantrieb
EP0267440B1 (de) Analog-Uhr mit zwei Motoren, die einen ewigen Tageszähler enthält
EP0683441B1 (de) Elektronische Uhr mit Minutenwiederholungsfunktion
FR2480958A1 (fr) Piece d'horlogerie a affichage numerique commandee par une seule touche
WO1989004512A1 (fr) Procede de programmation du calendrier perpetuel d'une montre et montre pour la mise en oeuvre de ce procede
FR2467429A1 (fr) Piece d'horlogerie avec affichage de la seconde sur demande
EP2894523A1 (de) Tragbarer Gegenstand zur Steuerung einer Zusatzaktivität
EP1211579B1 (de) Elektronische Chronographuhr mit analoger Anzeige
EP1085384B1 (de) Elektronische Chronographuhr
EP0027288B1 (de) Elektronische Uhr mit Schrittmotor und Alarmschaltung
EP1290505B1 (de) Uhr mit anzeige der wöchentlichen zyklen

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): CH DE FR GB IT LI

17P Request for examination filed

Effective date: 19850329

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: HEUER-LEONIDAS S.A.

17Q First examination report despatched

Effective date: 19860723

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: TAG-HEUER S.A.

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): CH DE FR GB IT LI

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 19880302

REF Corresponds to:

Ref document number: 3469614

Country of ref document: DE

Date of ref document: 19880407

GBV Gb: ep patent (uk) treated as always having been void in accordance with gb section 77(7)/1977 [no translation filed]
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19881123

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19920513

Year of fee payment: 9

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19920521

Year of fee payment: 9

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: CH

Payment date: 19920605

Year of fee payment: 9

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Effective date: 19930630

Ref country code: CH

Effective date: 19930630

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Effective date: 19940228

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Effective date: 19940301

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST