EP0100386A1 - Système de détection et de commande à distance - Google Patents

Système de détection et de commande à distance Download PDF

Info

Publication number
EP0100386A1
EP0100386A1 EP82401451A EP82401451A EP0100386A1 EP 0100386 A1 EP0100386 A1 EP 0100386A1 EP 82401451 A EP82401451 A EP 82401451A EP 82401451 A EP82401451 A EP 82401451A EP 0100386 A1 EP0100386 A1 EP 0100386A1
Authority
EP
European Patent Office
Prior art keywords
signal
parallel
address signals
address
producing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
EP82401451A
Other languages
German (de)
English (en)
Inventor
Paul A. Desjardins
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Firecom Inc
Original Assignee
Firecom Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Firecom Inc filed Critical Firecom Inc
Priority to EP82401451A priority Critical patent/EP0100386A1/fr
Publication of EP0100386A1 publication Critical patent/EP0100386A1/fr
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G08—SIGNALLING
    • G08B—SIGNALLING OR CALLING SYSTEMS; ORDER TELEGRAPHS; ALARM SYSTEMS
    • G08B26/00—Alarm systems in which substations are interrogated in succession by a central station
    • G08B26/001—Alarm systems in which substations are interrogated in succession by a central station with individual interrogation of substations connected in parallel
    • G08B26/002—Alarm systems in which substations are interrogated in succession by a central station with individual interrogation of substations connected in parallel only replying the state of the sensor
    • G—PHYSICS
    • G08—SIGNALLING
    • G08B—SIGNALLING OR CALLING SYSTEMS; ORDER TELEGRAPHS; ALARM SYSTEMS
    • G08B29/00—Checking or monitoring of signalling or alarm systems; Prevention or correction of operating errors, e.g. preventing unauthorised operation
    • G08B29/02—Monitoring continuously signalling or alarm systems
    • G08B29/06—Monitoring of the line circuits, e.g. signalling of line faults

Definitions

  • the present invention relates generally to remote sensing and control systems and, specifically, to a detection and alarm system employing a plurality of remote sensing units which are directly connected to a central monitoring and control center.
  • TDM time division multiplex
  • a grounded monitoring line can result from an integrated circuit failure, a shorted output transistor in the transponder, or a short to the building ground.
  • a grounded monitoring line causes all devices to go into alarm and to call the Fire Department. This is an undesirable false alarm condition.
  • the present invention provides a system wherein a plurality of remote sensing units, up to five hundred twelve, are connected to a central control and monitoring console by only four interconnecting wires. Specifically, the remote units are connected in parallel to the monitoring and control center by a data receiving wire, a control signal wire, a clock wire, and a sync wire. Use of only four wires is made possible in the present invention by providing a system wherein a clock signal is converted to a plurality of signals of progressively doubled wave lengths or, conversely, the frequency is successively halved. All of these coded address signals are sent to a display unit; however, only the serial clock signal is sent up the building.
  • convertors are located up the building for converting the serial clock signals into the identical set of coded address signals which were generated by the first convertor.
  • a synch signal is employed to synchronize all of the convertors in the inventive system.
  • Each remote unit is provided with a specific code and is identified by selectively routing one or more signals through invertors located at each unit, so that the signals trigger the device in the particular time slot assigned to each remote unit.
  • a logic device sends a signal through the data receiving or monitoring wire for each unit in its specific time slot.
  • the central control and monitoring console then sequentially monitors each remote unit in its individual time slot and inaicates the status of all remote units to the operator.
  • Each remote unit in addition to its sensing function can include a relay which can be activated by a control signal from the control and monitoring console during the time slot for that unit.
  • a relay which can be activated by a control signal from the control and monitoring console during the time slot for that unit.
  • To achieve this computing means may be programmed to activate the relays of one or more of the remote units at the approprirate time slot.
  • the apparatus generates serial clock pulses which are converted in a serial to parallel convertor to a parallel address.
  • This address is forwarded to a monitoring display, a control section, and a comparator section in the central console.
  • the address is logically compared and when all of the addresses have been produced a sync pulse is produced, which is used to reset all serial to parallel convertors.
  • the sync pulse is issued to the display and to the remote sensing circuitry, thereby causing all address lines to return to a zero state.
  • a strobe signal is produced which clocks the data to the display control and comparator sections.
  • the clock and sync signals are sent up the building to each remote location, where they are reshaped and fed to a serial to parallel convertor.
  • the addresses produced by the convertor are fed to the individual transponders.
  • each remote sensing device compares two fixed microvolt reference signals derived from the least significant bit (LSB) of the address from the serial to parallel convertor, with the return signal from the sensing device and its end/of line component.
  • the comparator unit senses for opens (trouble), grounds (trouble), normal, and alarms. A loss or reduction of return current indicates trouble or ground, and an increase in return current indicates an alarm.
  • the outputs of the comparator unit are fed to a corresponding exclusive OR gate.
  • the comparator unit operates such that if the signal is the same as that sent out to the remote device, then there is no change in the output of the exckusive OR, a normal is indicated, and a normal signal is sent.
  • the outputs of the comparator will cause a trouble signal to be sent to the control center in the time frame corresponding to that device. If the return signal has an increase in current, the comparator units feed this level shift to the exclusive OR gate. The result is an alarm signal being sent back to the central console.
  • Programmable read only memories may also be used advantageously to send control signals on the control line to energize relays at the remote collection panels. It is also advantageous to use an eight-bit multiplexer provided with a number of manually actuatable switches, which permit selection of at least one of the remote actuating units. When the multiplexer sees the selected address, a control signal is placed on the control line, so that only the relay whose time slot corresponds to the multiplexer output will be energized.
  • a computing means such as a minicomputer can be used so that all control signals are derived from the computer's control logic. It is these control signals that are used, for example, to operate relays to shut down fans and to recall elevators.
  • the kind of alarm e.g., Manual Station, Elevator, Smoke, etc. will be displayed by the PROM package, as well as the on floor where the alarm originated and on the floor directly above.
  • the local Fire Department can also be notified by a signal produced by the computer.
  • the system can be easily programmed so that, if the computer fails, an audible and visible signal is produced. It is also possible to use the computer's own diagnostics to cause it to display or print out the kind of failure it is experiencing.
  • Fig. 1 is a block diagram showing the main functional units of the present invention.
  • the present invention teaches the use of serial to parallel convertors producing address signals, which have a progressively doubled wave length or, looked at another way, a progressively halved frequency.
  • the basic clock signal is generated in the central console unit, shown generally at 10.
  • the control console unit 10 also includes a serial to parallel convertor 12.
  • the portion of the invention corresponding to the central console unit 10 produces a clock signal or serial address signal on line 14 and a sync signal on line 16, which are both fed to a corresponding serial to parallel convertor 18.
  • a serial to parallel convertor located at each group of remote sensing units, represented generally by a remote collection panel 20.
  • the functions of the clock signal 14 and sync signal 16 will be explained in more detail hereinbelow.
  • control signals for controlling the operation of such devices are sent from the central console on line 22.
  • the data from the remote sensing units appears on line 24 which is termed a monitoring line.
  • the arrowheads on the various interconnecting lines in Fig. 1 indicate the origin and termination of the four main signals of the present invention.
  • Fig. 2 shows the block diagram of Fig. 1 in more detail. Specifically, all addresses and timing are derived from a clock unit 40, which in this embodiment has a frequency of 7.2 KHz.
  • This clock 40 can be a quartz crystal controlled oscillator.
  • the output signal from the clock 40 is fed on line 42 to a divide by eight counter 44.
  • the divide by eight counter 44 produces a signal on line 46 which is 900 Hertz.
  • This signal from the divide by eight counter 44 is fed on line 46 to a serial to parallel convertor unit 48 , which produces ten parallel output signals on multilines 50.
  • These outputs correspond to the ten address lines, denoted as A through J. By means of these ten lines, up to 1024 different addresses are possible in a binary system.
  • These lines 50 are connected both to a comparator section 52 and to a display section 54. The specific waveforms of certain of the ten lines 50, A through J, will be shown hereinbelow.
  • the comparator section 52 operates as a ten input AND gate and serves to determine when all ten of the different address signals have been produced by the serial to parallel convertor 48.
  • the comparator section 52 produces an output signal on line 56 which resets the serial to parallel convertor 48.
  • the serial to parallel converter 4S Upon receiving the reset signal on line 56 the serial to parallel converter 4S begins to reissue anew the set of ten identifying signals on multilines 50.
  • each remote unit is assigned a particular address, represented by the instantaneous values of the ten different signals in ten preselected time slots, and it also has a corresponding indicator lamp (not shown) in the display unit 54.
  • the display unit 54 will indicate a normal, trouble, or alarm condition.
  • the signal on line 56 which acts as the reset signal, is also employed as the sync signal on line 16 of Fig. 1.
  • line 56 is one of the four lines which are fed up the building to the groups of remotely located sensing units.
  • the output signal on line 46 from the divide by eight counter 44 comprises the clock signal, which appeared on line 14 in Fig. 1.
  • This clock signal on line 62 is also one of the four lines which are fed up the building.
  • a strobe signal having a frequency of 1.8 KHz is placed off from the divide by eight counter 44 prior to the point internal to the counter where the 900 Hz output signal is produced.
  • This strobe signal on line 58 is fed to the display unit 54 to synchronize the display and also to PROM, computer, and multiplexer units, shown generally at 60. The specific interconnections will be shown in more detail hereinbelow.
  • the output of the serial to parallel convertor 48 on line 50 which comprises address lines A through J, is also fed to the computer and PROM units 60. These units 60 produce the control signals on line 62, which was line 22 in Fig. 1.
  • control signal on line 62 may be used to pull up a remotely located actuating device and is thus directly connected to the remnote unit, located generally in the vicinity of the remote connection panel 20.
  • clock signal on line 46 and the sync signal on line 56 are fed to another serial to parallel convertor, which Lakes the serial signals and converts them to the ten address lines, corresponding to the A through J signals.
  • These ten lines 68 are fed. to specialized remote inut circuitry, shown generally at 70.
  • the input signals from each of the various remote sensor unit located generally in the same area are also fed through this generalized remote inpu L circuitry 70.
  • the remote input circuitry 70 ultimately produces the monitoring signal on line 55 which is fed back to the display unit 54 and the PROM and computer unit 60.
  • This monitoring signal on line 55 is essentially a data line which is fed back to the display 54 and the PROM and computer unit 60 and serves to gate on the specific display device that corresponds to the remote sensor unit which has sensed either a trouble or alarm condition.
  • the inventive circuit as shown in the generalized block diagrams of Figs. 1 and 2, is expanded even further.
  • the clock unit 40 produces a 7.2 KHz signal on line 42, which is fed to the divide by eight counter 44.
  • the principal output of the divide by eight counter 44 appears on line 45 and is a 900 Hz signal.
  • This signal is fed to a buffer unit 100, which adjusts the level of the divide by eight counter 44 signal.
  • the output of the buffer 102 on line 104 is fed to a pulse reshaper 106, which compensates for any clipping or rounding of the signal waveform, which that may have occurred.
  • a buffered and reshaped signal on line 108 is fed to the serial to parallel convertor 48. It is the output of the serial to parallel convertor 48 that comprises the ten lines, A through J, which were fed to the display unit 54 of Fig. 2.
  • the serial parallel convertor 48 operates such that when the output signal from one stage has experienced two downwardly going leading edges, the output signal of the succeeding stage will change states. Thus, each succeeding stage will produce one pulse or change of state for each two pulses or changes of state in the preceding stage. This operation takes place in each successive stage of the convertor, which has the apparent effect of producing a plurality of parallel signals having progressively halved frequencies. This is not, however, strictly the case, since the frequencies of the successive lines are only relative to the preceding line and not to time, i.e., there are no half cycles involved.
  • the display unit comprises a binary to sixteen convertor 110, which converts the ten binary signals on lines 50 to sixteen individual signals appearing on the lines shown collectively as 112. Each of these sixteen lines 112 is fed to a corresponding flip-flop, one of which is shown typically at 114. Each flip-flop 114 also receives the data signal appearing on line 55, which is the monitoring line from the remote sensing units. The output from each flip-flop 114 is connected to a corresponding illumination means 116, which is also connected to a source of voltage, as represented by power line 118. Thus, upon the coincidence of a trouble or alarm signal on the monitor line 55 and the appropriate address from the binary to sixteen convertor , the corresponding flip-flop 114 will cause the corresponding _lamp 116 to be illuminated at the display panel of the control console.
  • the address signals on multiline 50 from the serial to parallel convertor 48 are also fed to the comparator means 52, which is a logical AND device for determining when all of the ten address lines are high, a condition which will occur when the last of the output signals from the serial to parallel convertor 48 has been doubled in wave length or halved in frequency.
  • This function of the comparator means 52 may be more fully appreciated when the waveforms shown in Fig. 6 are examined in detail hereinbelow.
  • the comparator means 52 produces an output signal or a high level on line 120 which is connected to a logical OR gate 122.
  • This OR gate 122 has as its second input a signal on line 124 from a computing means 12b.
  • the comparator means 120 detects all of the ten possible output signals, A through J, from the serial to parallel convertor 48 and line 120 goes high
  • the output on line 127 of the OR gate 122 also goes high and acts as a reset signal, which is fed back to the serial to parallel convertor 48.
  • the signal on line 127 is fed to a buffer unit 128 where it is adjusted in voltage level and fed out on line 129 to a pulse reshaper 130.
  • the pulse reshaper 130 output signal on line 132 is a shaped pulse signal, which in turn resets the serial to parallel converLor 48 to cause it to begin once again converting the clock signals on line 108 into the A through J series of signals.
  • the divide by eight counter 44 also produces the strobe signal on line 58 at a frequency somewhat higher than the 900 nz on line 45.
  • This strobe signal is fed to the binary L o sixteen convertor 110, the programmable read only memory (PKOM) 133, the computing means 126, and an eight-bit multiplexer 135.
  • This sLrobe signal serves to synchronize the operations of all of L hese several units with the several address signals used in the present invention.
  • the compuLer means 126 it has been found that a 16-bit minicomputer, as manufactured by Computer Automation Company, Inc., model LSI 4 / 10, can be advantageously used in the present embodiment
  • a computer base in this embodiment permits the addition of displays, printers, and other peripherals without expensive modifications.
  • a cathode ray tube display 136 Connected in the standard manner, i.e., to the appropriate input/output ports of the computing means 126 are a cathode ray tube display 136 and a conventional hard copy printer 137.
  • the address lines 50 and the data line 55 are fed to the multiplexer 135 which includes a plurality of command switches which may be manually set to select any one of the remotely located actuating units.
  • a control signal is produced on line 13b, which is fed to a control buffer unit 1 39.
  • the output of this control buffer unit 139 is the control line 62 which is fed up the building.
  • the computing means 126 is connected to receive the addresses on line 50 and the monitoring data on line 55.
  • the computing means 126 can be programmed in advance to produce a control signal on line 140, upon the coincidence of an alarm signal on line 55 and the preselected remote unit address on multilines 50.
  • This control signal on line 140 is fed to the control buffer 139, prior to sending it up the building.
  • the programmable reaa only memory 133 also receives the ten addresses on multiline 50 and the remote unit data on monitor line 55 and, provided that the PROM 153 contains the correct microcode, the appropriate control signal will be produced on line 142.
  • the control signal on line 142 is also fed to the control buffer prior to sending it up the building. The purpose of these control signals will be explained in more detail hereinbelow.
  • the computing means 126 also produces a synchronization signal on line 144 which is fed to a sync buffer 146, where L he signal is level adjusted prior to its being fed up the building on the sync line 56.
  • the comparator means 52 which receives the ten address signals on line 50, is the principal element which is charged with the production of the sync signal for synchronizing the serial to parallel convercor units located at each of the remote sensing locations.
  • Fig. 3B which is a continuation of the circuit of Fig. 3A, and following the same numbering system employed in Figs. 2 and 3A, the control signal emanating from the control buffer 139 appears on line 62, the clock signal emanating from the buffer 100 appears on line 46, the sync signal emanating from the sync buffer 146 appears on line 56, and the monitoring information being fed back to the display unit is on line 55.
  • the clock signal 46 and the sync signal 56 are both fed to a pulse reshaper 180 where they are squared up.
  • the sync signal 56 is then fed to the parallel to serial convertor 66 on line 182, and the clock signal 46 is similarly fed to the serial to parallel convertor 66 on line 184.
  • This serial to parallel convertor b 6 receives the clock signals in the identical manner as the serial to parallel convertor 48 received clock signals on line 108, after such signals had been buffered in buffer 102 and shaped in pulse shaper 106. As may be seen, these serial to parallel convertors also receive reshaped pulses from the pulse reshaper 180 that had previously been buffered by buffer unit 100. All serial to parallel convertor units are synchronized by the sync signal appearing on line 56, which is the same signal used to synchronize the main serial to parallel convertor 48 located at the central control and monitoring console.
  • serial to parallel convertors 66 there is no limit to the number of serial to parallel convertors 66 which can be located up the building, since the inventive system can handle an unlimited number of transponders. Additionally, because this embodiment of the present invention is designed using CMOS devices, there are no fan out constraints. This system is designed for 2048 points, which break down into four cables of 512 devices. Tne Underwriters Labroatory requires that only 32 transponders be connected to one serial to parallel convertor. Therefore, in this embodiment, this involves four cards, each having eight points on it. Thus, there are 32 transponders at each serial co parallel convertor 66 and, if 2048 points (transponders) are desired for monitoring purposes, then 64 serial to parallel convertors will be required up the building and one serial to parallel convertor at the central control and monitoring console.
  • the serial to parallel convertor 66 produces the least significant bit (LSB) of the address on the A line 185.
  • the other nine lines of the address, B through J, are produced on L he nine lines shown collectively at 186.
  • the A line 185 is connected to eight separate comparators units, the first being 190 and the last being 19,) . It being understood that the remaining six comparators units are not shown for reasons of simplicity but would be connected just as comparators units 188 and 190.
  • the remote sensing unit 192 may be functionally represented by a resistor 196 and switch contacts 198, connected in parallel with an additional resistor 200 called an "end of line" resistor.
  • the remote sensing unit 192 is connected by lines 202, 204 tnrough a plug-in connector, represented schematically at 206, to the comparator unit 188.
  • the outputs of the comparators unit 188 are fed on lines 207, 208 to an exicusive OR gate 210.
  • the plug member 206 is provided so that different types of sensing units may be easily connected and disconnected from the more permanent portion of the inventive system.
  • the output of exclusive OR gate 210 appears on line 21 1 and is fed to an AND gate 212.
  • AND gate 2i2 is a ten input device which receives the sensing unit signal on line 211 from the exclusive OR gate 21U and also receives the remaining nine address signals, B through J, shown generally at 214. As indicated above, in this embodiment there are a total of eight 10-input AND gates identical to AND gate 212 on each of four cards which are plugged into the serial to parallel convertor 66.
  • each 10-input AND gate and to AND gate 212 in particular, are provided by nine separate identification units, or jumper/inverter units, such as the one shown at 216.
  • the general operation of this identification unit is explained in detail in the aforementioned U.S. Patent No. 3,921,168.
  • Each identification unit 216 consists of an invertor 217 connected to the appropriate address line, in this case line B, the invertor 217 is connected in series with a switch or jumper 218 and another switch or jumper 219 is also connected directly to the address line, i.e., the B line.
  • the output of the identification unit can be dictated for each occurance of a zero or one at the input. It should be remembered at this point tnat the address lines carry signals which have increasingly doubled wavelengths and, thus, at each successive 900 hz clock pulse the high-low inter-relationship of the nine lines changes.
  • Each remote sensing unit may then be individually identified by making or breaking the switches, e.g., 218 and 219, in the identification unit so that the inputs to the 10-input AND gate 212 are either inverted or not inverted.
  • the only time when the waveforms of all address lines are low is during the first time interval. Therefore, if it is desired that the nine identification units, represented by unit 216, are to identify sensing unit 192 as the first unit, then the switches in series with the invertors must be set closed and those in parallel must be set opened. Thus, at the first time interval AND gate 212 will be presented with nine high inputs and the state of the remote sensor 194 can be determined by the output of AND gate 212.
  • comparators units e.g., 188 and 190
  • the inventive comparator arrangement is set up to sense for open trouble, ground trouble, normal, and alarm conditions. For example, a loss or reduction of the return current to the comparators unit means that the output on one of the lines, 207 or 208, of the comparator will be a steady high. This steady high is derived from a comparison with the least significant bit of the address, i.e., the A line 185 and the output of the sensing unit 192. The other conditions will be explained hereinbelow in relation to Fig. 7.
  • exicusive OR gate 233 on line 234 is fed to another 10-input AND gate 236.
  • the other nine inputs to AND gate 23b are on line 238, which correspond to the B to J lines produced by the nine separate identifying units, one of wnich is shown at 240.
  • two jumpers or switches are provided, one being in series with an invertor. In this manner, the specific remote sensing unit 226 can be readily identified. It must be understood that there are six 10-input AND gates that have not been shown in Fig. 3B in the interest of clarity and simplicity. In other words, there are nine jumper and invertor units corresponding to units 215 and 240 for each of the six 10-input AND gates not shown.
  • OR gate 242 produces an output signal which is fed to an eight input OR gate 242. Specifically, the output from the first AND gate 212 of the eight appears on line 244 and the output from the last AND gate 236 of the eight appears on line 246.
  • OR gate 242 produces an output on line 248, which is fed through a base resistor 250/ to a transistor 252, appearing on line 55, -is the monitor line fed back to the display. This monitor line might be also characterized as a data output line.
  • the output on line 246 from AND gate 236 is fed to another AND gate 254, which has as a second input the control signal on line 62, produced by the control buffer 139 of Fig. 3A.
  • This AND gate 254 produces a signal on line 256 when the output on line 246 of AND gate 236 is high simultaneously with the control signal being present on line 62.
  • the signal on line 256 is fed through a base drive resistor 258 to a transistor 260.
  • the output of this transistor 260 appears on line 262 and is fed to the coil 264 of a relay unit 266, which represents a controlling device.
  • the other side of the relay coil 264 is connected to a suitable B + voltage.
  • Relay 266 may consist of a number of four-pole, double-throw contacts, which may be used to control any type of device, such as door locks, elevator controls, ventillator fans, etc.
  • actuating device 266 Although only one actuating device 266, is shown connected to the output of AND gate 254, additional corresponding actuating devices could be connected to the output of every corresponding AND gate in the system, e.g., to AND gate 212, and to the single control signal on line 62.
  • each successive one of these identification units is identical to unit 216 described above and produces an output signal connected to the 10-input AND gate 212.
  • the remaining tenth input to the 10-input AND gate 212 is derived from the exclusive OR gate driven by the comparator network and, in this example, the signal is produced on line 211 by exclusive OR gate 210.
  • the identification units use switches, e.g., 218 and 219, these may be advantageously replaced with jumpers preset at the manufacturing and assembly site.
  • Fig. 5 shows the comparators unit 190 in more detail.
  • the sensing unit 230 and the end of line resistor 234 are connected via plug-in connector 226 to lines 300, 302 which are input L o the comparators unit 190.
  • the sensing unit 228 is connected on line 303 to a voltage source for biasing it through a fuse 304 and a series of diodes, shown generally at 306.
  • the output signal from the sensing 228 unit is on line 300 ana is fed to the positive input of a first voltage comparator 308 and to the negative input of a second comparator 310.
  • These two comparators 308, 310 are biased in the conventional fashion by connection to a suitable voltage source, such as the voltage on line 303 which energizes the sensin b unit 228, this also completes the circuit of the sensing unit.
  • comparators 308, 310 can detect open circuits, grounds, and alarms, and constantly monitor the sensing unit to assure that it is in its normal operating condition. A loss or reduction of return current on line 300 will activate trouble comparator 310 and an increase in return current will activate alarm comparator 308.
  • the microvolt reference voltages are actually provided by the least significant bit of the address, which is on the A line 185.
  • Line 185 is fed through a diode 312 and a voltage divider network, shown generally at 314.
  • the exclusive OR gate 233 operates such that if the two inputs to it are instantaneously different alarm and trouble, it will put out a pulse.
  • the output on line 318 of comparator 308 will go low.
  • the output on line 316 from trouble comparator 310 will already have been low, because the plus input of comparaLor 310 would be negative.
  • the negative portion of the A line pulse, possed by diode 312 is present a plus input 310, and in order for comparator 310 to produce a high output the plus terminal must be more positive than the voltage at the minus terminal .
  • the minus input of alarm comparator 308 will be more positive than the return signal on line 300, becuase of the voltage divider 314, which keeps the output of alarm comparator 308 on line 318 low.
  • the plus input of trouble comparator 310 will be positive in relation to the return iine 300 voltage at the minus input, the output line 3ib will be high. This in turn will mean that the output of exclusive OR gate 233 on line 234 will go high.
  • trouble comparator 310 In a trouble condition, and during the half cycle when the LSB or A line 300 input to the minus terminal of the trouble comparator 310 will be negative in relation to the voltage at the plus terminal, due to the connection to the B+ line 303 and the voltage divider 314. Therefore, trouble comparator 310 will produce a high output on line 316. During this negative half cycle of the A line, the voltage level of the minus input to the alarm comparator 303 is more positive than the plus input on line 300 and line 313 output from comparator 308 goes low. It is noted that during a trouble condition, such as caused by the removal of the sensor 228, the voltage on the return line essentially goes to ground level. In the positive half cycle of the signal on the A line 1 85, the plus input to the trouble comparator 310 will be negative in relation to the return input on line 3UO, connected to the minus input of comparator 310, and the output on line 316 will go low.
  • Fig. 6 the clock generated time intervals or address line signals are shown. As indicated above, the present invention operates so as to halve the frequency of each successive signal which has the effect of doubling the wavelength.
  • These address signals are produced by the clock and the divide by eight counter produced by the clock and the divide by eight counter producing a 900 Hz signal that is buffered, shaped, and fed to a serial to parallel convertor.
  • This converLor, 48 of Fig. 3A has a single input line and ten outpuc lines.
  • Tne first output line corresponds to the A address line and the convertor acts to produce a single pulse for every two pulses occuring in the preceding sta b e.
  • address line B contains one pulse for every two pulses on the A line
  • line J contains one pulse for two pulses appearing on line 1.
  • Fig. 7 the strobe line signals appearing on line 58, as produced by the divide by eight counter 44 at a frequency of 1.8 KHz, serve to define the measurement interval.
  • the A line signal is arranged above the strobe signal, and the various signals which could possibly appear on the monitoring line 55 produced by the output transistor or amplifier 252, are arranged above the A line. Referring then to the monitoring line signals in Fig. 7, when the monitoring line signal goes low, in coincidence with the A line going low and then goes nigh, this represents an alarm condition at the particular sensing device being addressed.
  • each particular individual remote sensing unit is compared with the LSB of the address, i.e., the 900 Hz A line.
  • the monitoring line stays high all the time, regardless of the state of the A line, this indicates a trouble condition. Again, if the monitor line tracks or coincides with the A line exactly, this represents an alarm condition.
  • each remote sensing device is provided with an end of line resistor so as to provide an impedence for tne comparators to monitor.
  • the comparators will cause the exclusive OR gate 233 to provide a high output to indicate that a trouble situation is at hand.
  • the data line signal whicn occurs during an alarm condition tracks the LSB line exactly. This is due to the operation of the comparators and exclusive OR gate explained above. Conversely, the normal line is shifted in phase 180° from the LSB line.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Business, Economics & Management (AREA)
  • Emergency Management (AREA)
  • Selective Calling Equipment (AREA)
  • Alarm Systems (AREA)
EP82401451A 1982-08-02 1982-08-02 Système de détection et de commande à distance Ceased EP0100386A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP82401451A EP0100386A1 (fr) 1982-08-02 1982-08-02 Système de détection et de commande à distance

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP82401451A EP0100386A1 (fr) 1982-08-02 1982-08-02 Système de détection et de commande à distance

Publications (1)

Publication Number Publication Date
EP0100386A1 true EP0100386A1 (fr) 1984-02-15

Family

ID=8189929

Family Applications (1)

Application Number Title Priority Date Filing Date
EP82401451A Ceased EP0100386A1 (fr) 1982-08-02 1982-08-02 Système de détection et de commande à distance

Country Status (1)

Country Link
EP (1) EP0100386A1 (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2616256A1 (fr) * 1987-06-05 1988-12-09 Stempniakowski Tonny Procede de detection de l'evolution dans le temps des proprietes electriques d'une ligne au moins bifilaire, moyens pour la mise en oeuvre de ce procede et installations comprenant au moins une ligne conductrice equipee de ces moyens
EP1855413A1 (fr) 2006-05-11 2007-11-14 SICK STEGMANN GmbH Procédé de synchronisation d'une transmission de données bidirectionnelle
EP2148178A1 (fr) * 2008-07-23 2010-01-27 SICK STEGMANN GmbH Procédé de transmission de données numérique bidirectionnel

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1259230B (de) * 1964-06-13 1968-01-18 Omron Tateisi Electronics Co Einrichtung zur Fernueberwachung
GB1162636A (en) * 1966-04-14 1969-08-27 Satchwell Controls Ltd Communication Systems
US3665399A (en) * 1969-09-24 1972-05-23 Worthington Corp Monitoring and display system for multi-stage compressor
US3735396A (en) * 1971-08-10 1973-05-22 Signatron Alarm signalling network
US3921168A (en) * 1974-01-18 1975-11-18 Damon Corp Remote sensing and control system
US4019172A (en) * 1976-01-19 1977-04-19 Honeywell Inc. Central supervisory and control system generating 16-bit output
US4048620A (en) * 1974-10-02 1977-09-13 Kinney Safety Systems, Inc. Central station to addressed point communication system
GB2000890A (en) * 1977-06-28 1979-01-17 Chloride Group Ltd Multi-station addressing system

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1259230B (de) * 1964-06-13 1968-01-18 Omron Tateisi Electronics Co Einrichtung zur Fernueberwachung
GB1162636A (en) * 1966-04-14 1969-08-27 Satchwell Controls Ltd Communication Systems
US3665399A (en) * 1969-09-24 1972-05-23 Worthington Corp Monitoring and display system for multi-stage compressor
US3735396A (en) * 1971-08-10 1973-05-22 Signatron Alarm signalling network
US3921168A (en) * 1974-01-18 1975-11-18 Damon Corp Remote sensing and control system
US4048620A (en) * 1974-10-02 1977-09-13 Kinney Safety Systems, Inc. Central station to addressed point communication system
US4019172A (en) * 1976-01-19 1977-04-19 Honeywell Inc. Central supervisory and control system generating 16-bit output
GB2000890A (en) * 1977-06-28 1979-01-17 Chloride Group Ltd Multi-station addressing system

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2616256A1 (fr) * 1987-06-05 1988-12-09 Stempniakowski Tonny Procede de detection de l'evolution dans le temps des proprietes electriques d'une ligne au moins bifilaire, moyens pour la mise en oeuvre de ce procede et installations comprenant au moins une ligne conductrice equipee de ces moyens
EP1855413A1 (fr) 2006-05-11 2007-11-14 SICK STEGMANN GmbH Procédé de synchronisation d'une transmission de données bidirectionnelle
JP2007306571A (ja) * 2006-05-11 2007-11-22 Sick Stegmann Gmbh データの双方向伝送の同期方法及びそれを使用したシステム
US7984632B2 (en) 2006-05-11 2011-07-26 Sick Stegman GmbH Method for synchronizing the bi-directional transmission of data
EP2148178A1 (fr) * 2008-07-23 2010-01-27 SICK STEGMANN GmbH Procédé de transmission de données numérique bidirectionnel
US8135977B2 (en) 2008-07-23 2012-03-13 Sick Stegmann Gmbh Process for digital, bidirectional data transmission

Similar Documents

Publication Publication Date Title
US4342985A (en) Remote sensing and control system
US4672374A (en) System for bilateral communication of a command station with remotely located sensors and actuators
US4400694A (en) Microprocessor base for monitor/control of communications facilities
US4290055A (en) Scanning control system
US3927404A (en) Time division multiple access communication system for status monitoring
EP0340325B1 (fr) Dispositif électronique adressable numériquement
JPH0378024B2 (fr)
US3815093A (en) Signaling system utilizing frequency burst duration and absence for control functions
US3564145A (en) Serial loop data transmission system fault locator
US4339746A (en) Alarm control center
EP0835434A1 (fr) Systeme multipoint de commande et de collecte de donnees insensible aux defaillances
EP0556991B1 (fr) Système de connexion de capteur
US5008840A (en) Multi-zone microprocessor fire control apparatus
JP3616200B2 (ja) 設備稼働監視システム
EP0100386A1 (fr) Système de détection et de commande à distance
US4568935A (en) Data reporting system
EP0269747B1 (fr) Circuit de transmission pour installations permettant d'eviter des catastrophes
JPH0799503A (ja) データ伝送装置及びそのターミナルユニット
US4144528A (en) Alarm system
KR920005755Y1 (ko) 꼬임 선재의 단선 검출 신호 처리 장치
US3209342A (en) Apparatus for detecting and indicating alarm conditions in a protected area
CA1157923A (fr) Systeme de controle a exploration
RU2001509C1 (ru) Устройство дл контрол последовательности асинхронных импульсных сигналов
JPH0233199B2 (fr)
JPH06274781A (ja) 防災監視装置および方法

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): BE CH DE FR GB IT LI LU NL SE

17P Request for examination filed

Effective date: 19840813

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN REFUSED

18R Application refused

Effective date: 19860825

RIN1 Information on inventor provided before grant (corrected)

Inventor name: DESJARDINS, PAUL A.