EP0091244A2 - Dispositif pour afficher les réglages et les défauts d'une caméra - Google Patents

Dispositif pour afficher les réglages et les défauts d'une caméra Download PDF

Info

Publication number
EP0091244A2
EP0091244A2 EP83301675A EP83301675A EP0091244A2 EP 0091244 A2 EP0091244 A2 EP 0091244A2 EP 83301675 A EP83301675 A EP 83301675A EP 83301675 A EP83301675 A EP 83301675A EP 0091244 A2 EP0091244 A2 EP 0091244A2
Authority
EP
European Patent Office
Prior art keywords
camera
video
data
character
insert
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP83301675A
Other languages
German (de)
English (en)
Other versions
EP0091244B1 (fr
EP0091244A3 (en
Inventor
Karl H. Griesshaber
Charles A. Bialo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ampex Corp
Original Assignee
Ampex Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ampex Corp filed Critical Ampex Corp
Publication of EP0091244A2 publication Critical patent/EP0091244A2/fr
Publication of EP0091244A3 publication Critical patent/EP0091244A3/en
Application granted granted Critical
Publication of EP0091244B1 publication Critical patent/EP0091244B1/fr
Expired legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N17/00—Diagnosis, testing or measuring for television systems or their details
    • H04N17/002—Diagnosis, testing or measuring for television systems or their details for television cameras

Definitions

  • the present invention relates to automatic setup systems for television cameras and particularly to an apparatus and method for continuously monitoring the Status and diagnostic condition of a camera, along with the camera video signal, during the automatic setup of multiple cameras.
  • such digital techniques may include an automatic setup unit (ASU) which automatically generates error measurement signals during the setup mode of the camera, and then supplies the signals in digital form to a digital spatial error corrector (SEC) circuit located in the camera head.
  • ASU automatic setup unit
  • SEC digital spatial error corrector
  • the spatial, shading, etc., errors are measured by providing a comparison between a geometrically perfect electronic test pattern (ETP) signal and the camera signal generated by scanning an optical test pattern.
  • the optical test pattern contains a given pattern of horizontal and vertical black and white lines, i.e., small black and white checkers, corresponding to the electronic test pattern horizontal and vertical frequencies.
  • ETP geometrically perfect electronic test pattern
  • the optical test pattern contains a given pattern of horizontal and vertical black and white lines, i.e., small black and white checkers, corresponding to the electronic test pattern horizontal and vertical frequencies.
  • the signal from each tube of a plurality of cameras is compared to the electronically generated test pattern via an ASU microprocessor to derive the spatial and shading errors for
  • the invention combination provides a heretofore unavailable system which continuously monitors and displays the status and diagnostic condition of a camera in a plurality of cameras during an automatic setupprocedure, wherein the status information from each camera is displayed via a single video monitor convenient to the operator.
  • the display is inserted in one of several video signals of the camera that is selected and is being processed by the ASU.
  • the system further provides means to display the absolute displacement errors in any chroma channel of any camera being processed.
  • circuit means may be provided to generate an insert time window corresponding to the size of the display and to its desired location in the video picture.
  • a command bus from a camera system microprocessor provides command bytes to a control bus latch and memory circuit which selectively latches data from the microprocessor regarding camera identification, status, errors, etc.
  • the latched data are subsequently read out in response to read enable signals from a control read-only memory (ROM).
  • the latched command data is selectively multiplexed to character generator means in . response to the control ROM.
  • the character generator means provides a character video signal which is displayed within the insert to provide the display.
  • selectable video from the camera being set up is provided; viz, conventional multiplexed video, spatial error video and/or character video is displayed on the monitor as a conventional video picture and/or the display which is superimposed on the picture.
  • the invention enables the provision to an operator of the status and diagnostic condition of a plurality of video cameras at a common monitor location.
  • Another advantage is that the status and diagnostic condition of a camera can be displayed together with a selected video signal therefrom, during an automatic setup procedure of a multi-camera system.
  • Another advantage is that a display system can monitor the status of a camera in a multi-camera system utilizing data stored in the camera measurement system during an automatic setup procedure.
  • Still another advantage is that a monitor system can display video indicative of the existing spatial errors in a camera being set up, to determine the extent of spatial mis-registration of a camera prior to initiating a complete setup procedure; however it is not asserted that all the foregoing are necessarily provided by all feasible embodiments of the invention.
  • the camera status and diagnostic system 10 of FIGURE 1 provides means for displaying the status of a camera during an automatic setup procedure of one or more cameras.
  • Typical of a multi-camera system utilizing automatic setup of one or a given succession of cameras is the broadcast color camera BCC-20/21 with fully automatic setup unit (ASU), manufactured by Ampex Corporation, Redwood City, California.
  • ASU fully automatic setup unit
  • the status and diagnostic system of description herein provides the continuous display of the setup status for each camera, as well as error data generated by the setup, whereby an operator readily may ascertain the setup progress and/or any mis-registration condition in a plurality of cameras, using a single, conveniently located monitor.
  • a camera system vertical (V) inhibit signal is provided on an input 12, and is used to synchronize the status and diagnostic system 10 to the camera system sync.
  • Input line 12 is coupled to a vertical/horizontal (V/H) reset circuit 14, which also receives a one megaHertz (1 MHz) timing signal or system clock on one line of multiple lines 16.
  • the lines 16 carry several 1 MHz squarewaves at different phases in increments of, for example, 125 nanoseconds (ns), which are used in the system 10 to time the various latches, counters, etc.
  • the reset circuit 14 supplies vertical (V) reset pulses to V count logic 18 and to horizontal (H). count logic 20 via a line 22.
  • the H count logic 20 provides an H rate signal via a line 24 to the V count logic 18.
  • the V and H count logic 18,20 generate outputs which define the start of an insert time window within the video picture, which window contains the display, as further described below. Accordingly, V count logic 18 supplies a V gate via line 26 to an insert logic circuit 28, and the H count logic 20 provides H address information in the form of 8-bit words via an H address bus 30.
  • the insert logic circuit 28 receives an H gate on a line 34 and supplies an insert gate via a line 32, to initiate the location of the insert.
  • a command bus 36 is supplied from the camera system ASU microprocessor via a control interface (FIGURE 2) and includes data in the form of 8-bit words which define parameters such as the camera number, the color tube, error messages and the status of the camera.
  • the command bus 36 is coupled to a control bus latch/ status memory 38 which also receives and returns "handshake" signals in the form of data "ready” and "strobe” pulses on lines 40, 42 respectively.
  • the ready pulse from the microprocessor goes high, it provides the indication that data is ready and initiates the transfer of the data into the status and diagnostic system 10.
  • the strobe pulse provides a write enable signal to the latch/status memory 38 when it goes low, and an acknowledgement back to the microprocessor that data has been transferred when it goes high.
  • the control bus latch/status memory 38 provides temporary memory to hold the command bus data whereby the microprocessor is freed to perform other tasks.
  • the camera and tube identification data, the camera status, and the error code data are then supplied from the latch/ status memory 38 to a display multiplexer 46 via plural buses 44.
  • the display multiplexer 46 in turn selectively directs the various data to a programmable data read-only memory, herein termed a data ROM 48, via a data line select bus 50, in response to controls on a multiplexer control bus 55 from a control ROM/latch 52.
  • the data ROM 48 is programmed to contain selections of the characters and the various-messages which make up the display, which then are selectively addressed to generate the display.
  • the H address bus 30 is coupled in part to the data ROM 48 via a partial 5-bit E address bus 51, and the full 8-bit H address bus 30 extends to the programmable control ROM/latch 52.
  • the latter circuit generates the H gate on line 34, an "end insert" signal to the V count logic 18 via a line 53, as well as a status read address signal on a bus 54 extending to the control bus latch/ status memory 38.
  • the data ROM 48 is coupled to a character generator 56 via a character code bus 58, and the character video from character generator 56 is supplied to a character reverse circuit 57 via a line 62, and thence to a video insert switch means 60 via a line 63.
  • the switch means 60 includes an A-B video switch 64, herein depicted as a separate block, which supplies selected analog video to the switch means 60 via a line 66.
  • the character reverse circuit 57 includes means for selectively generating reverse character video in response to a comparison of character codes from the data ROM 48 via a bus 59, and input select data from the control bus latch/status memory 38 via a bus 61.
  • a multiplexed video signal from a respective camera in the camera system is provided via an input line 68 extending to an input A of the A-B video switch 64.
  • an electronic test pattern (ETP) video signal is supplied to an input B of the switch 64 via an input line 70, a buffer 76 and a low pass filter 77.
  • ETP electronic test pattern
  • - Fine registration and coarse registration status signals are supplied to the video switch 64 via input lines 72, 74 and an OR gate 79.
  • the status signal on lines 72 or 74 is high when the AS U measurement system is performing'fine or coarse registration measurements, respectively.
  • the OR gate 79 provides an A-B gate for determining whether the switch 64 selects multiplexed video, or spatial error (A-B) video.
  • the A-B gate also may be provided by a manual override switch, as shown in FIGURE 8B.
  • the E T P signal from buffer 76 also is fed to an output line 78 for camera system use.
  • the video insert switch means 60 supplies the monitor video on a monitor video output 80, which signal provides the status and diagnostic display on a display monitor convenient to an operator, as further depicted in FIGURE 2.
  • a shift register constituting a phase shifter 82 supplies, via the lines 16, the (1 MHz) system clock signals used to.generate the characters for the display, and also to re-latch information in the various components of the system.
  • the clock signals are generated from a camera system (lMHz) H memory address input on a line 86 and an 8 MHz inverted system clock on a line 88, as further described in FIGURE 8.
  • the strobe pulse on line 42 is further coupled to an auto timer circuit 90 which supplies a logic control auto timer signal via a line 92 to the insert logic circuit 28, to automatically disable the status and diagnostic system 10 after a given period of time of non- use, for example, 5 minutes.
  • the timer circuit 90 can be manually defeated via an override switch, as shown in FIGURE 8C.
  • FIGURE 2 depicts in simplified block diagram a multi-camera system having a fully automatic setup capability, in which the status and diagnostic system 10 described herein may be utilized.
  • an automatic setup unit (ASU) 98 supplies the required measurements, commands, etc., required to fully process the cameras during the course of an automatic setup procedure.
  • the ASU includes a microprocessor/memory means 100 which initiates the various commands to control the exchange of data, as well as to complete the correction functions of the camera system.
  • the means 100 includes enough memory to store various software programs, to store measure and correction buffer data for a plurality of cameras (indi- cited herein at 102) and for the serial and parallel hardware which handle the various input/ output circuits.
  • the microprocessor/memory means 100 interfaces with a video measurement means 104 via a bus 105 and a control interface board 106, and sends the necessary commands to initiate the various measurement functions and the camera selection, etc., necessary for the setup procedure.
  • the control interface 106 includes interface to several ASU functions.
  • the function of interest herein is provided via the command bus 36 to the status and diagnostic system 10, which provides the status display on a video monitor 108 via the monitor video output line 80-of FIGURE 1.
  • The- microprocessor/memory means 100 further receives inputs from the video measurement means 104 in the form of measurement data, over a data bus 110 from a data interface board 112.
  • Such measurement data is utilized in part as the error and function information employed by the status and diagnostic system 10 to form the display.
  • the microprocessor/memory means 100 further is coupled to a data routing means 114 via a bus 115, and through control of the routing switches therein, ,channels the serial data path of one of the selected plurality of cameras 102 to the buses 105, 36.
  • An operator control panel (OCP) 118 is inserted upstream of the cameras 102 and provides means whereby an operator can enter commands to the automatic setup unit.
  • the numbers of the selected cameras are entered from the master setup panel (MSP) 116 into the microprocessor/memory means 100 and are utilized in the measurement system as well as in the status and diagnostic system 10.
  • system 10 is utilized in a microprocessor controlled environment, with video signals supplied from a selected camera of a plurality of cameras 102, wherein error measurement data pertinent to the camera are likewise provided .via the microprocessor/memory means 100 during the course of an automatic setup procedure.
  • the status and diagnostic condition of the camera being processed is continuously displayed'on the monitor 108 as determined by the data on command bus 36 from the microprocessor/memory means 100.
  • the microprocessor/ memory means 100 supplies four instruction code words (command bytes 1, 2, 3 and 4) for various uses in the ASU measurement system, as well as in the status and diagnostic system 10.
  • the four least significant bits (LSB) of the first byte define the input select command of the system 10.
  • the second byte is not used by the system 10.
  • the third and fourth bytes are used by the system 10, and are termed the status and error code command bytes, respectively.
  • the status command byte provides the characters "S", "D,” "?" and "E” which represent the camera status of "selected", "done", marginal fault and setup ending error, respectively.
  • the status command byte also provides numbers 0 through 9 which indicate the extent of progress of the setup pro- ceduce for the selected camera. Thus , a "0" character in the display indicates that setup has just started, "4" indicates setup is half done, and a "9" indicates setup is almost done.
  • the two most significant bits (MSB) of the bytes determine the purpose of each byte. Accordingly, by manipulating the two MSB of the bytes 1, 2, 3, 4, the microprocessor/memory means 100 determines the desired measurement function, the camera to be set up, and further enables the status and monitor system 10 to display the resulting camera status. More particularly, the first byte represents, inter alia, the input camera number which is selected for setup; the second byte determines coarse registration and is not utilized in the system 10 described herein; the third byte represents the status and tube information for use in the status system; and the fourth byte represents the error code and provides six bits - of information to determine up to 64 unique messages which, in turn, may provide a full 31 characters within the display. As further discribed in.FIGURES 3, 4, 5 and 6, the display is formed of three "lines" of text, herein termed three "rows" of text or characters. By way of example only, each character herein is formed of 16 horizontal television lines.
  • Table 1 further contains a list of the (32) error code binary words which provide the command messages corresponding to the various functions, problems, etc., experienced by a camera during the setup procedure, and which comprises the messages displayed in the display in the third row of characters.
  • the various application of the command bus assignments, the error codes, etc., in the status and diagnostic system 10, are further described relative to the schematic of FIGURE 8 below.
  • FIGURES 3, 4, 5 and 6 illustrate by way of example only, the display format employed herein. Obviously, many other formats, insert time window arrangements, types of information, etc., are contemplated within the scope of the invention.
  • the display extends approximately three-fourths of the horizontal width of the active video picture, and is centered in the bottom half of the picture so as not to obstruct the more critical center and corner portions theceof.
  • Three rows of characters, or text, are shown, wherein each row may provide 31 white characters (corresponding to white level video) on a black background (corresponding to black level video).
  • the top or first row includes the word "camera” and the camera numbers 1 through 8, as determined by the first or input select command byte of the Tabie 1.
  • the camera being set up and thus whose status is being shown, is identified as shown in FIGURES 4 and 5 by reversing the character video thereof to provide a black character on a white background.
  • setup has just been initiated, the cameras to be setup have not yet been selected and thus no camera number is shown in reverse character video on the first or input select row, and no status data is shown in the second or status row.
  • the third or error code row displays the message "ready" corresponding to the 6-bit binary word "one" of Table 1. This indicates to an operator that the automatic measurement system 98 of FIGURE 2 is ready to begin the setup procedure.
  • the character "S" in the status text row indicates that cameras 2, 3, 4 and 6 have been selected for setup, and the reverse character video on camera 6, input select row, indicates camera 6 is presently being processed.
  • FIGURE 5 camera 4 is being processed and the questionmark on the status row indicates to the operator that there is a marginal problem being experienced by the camera.
  • the problem area is identified in the error code row; i.e., the "rotation adjust" function of the green tube of camera 4 has not been fully completed.
  • the character "?” indicates that the camera is operable as set up, but that the operator should keep in mind that the rotational adjustment of the green tube is at fault.
  • the character "D" indicates that setup is successfully done on cameras 2, 3 and 6, and that the green tube of camera 4 still has a fault regarding rotation. If the fault were corrected, the "?" is replaced by a "D," the message on error code row is removed, and setup on cameras 2, 3, 4 and 6-is successfully completed.
  • multiplexed camera video is simultaneously being shown as an active video picture upon which the display insert is superimposed.
  • the camera being set up may supply conventional multiplexed video, or A-B video formed by displaying a subtracted video signal, i.e., the ETP signal subtracted from the multiplexed video which, in this system, is video the camera generates when scanning the optical test pattern.
  • the videos are subtracted in the analog domain via action of the A-B switch 64 and the A-B signal is indicative of any mis-timing, and thus mis-registration, of a camera tube when scanning the optical test pattern.
  • the A-B gate is supplied via the ASU measurement system 98 of FIGURE 2, which is described in copending U.S. application SN-139,604 to K. H. Griesshaber, cross-referenced above.
  • FIGURE 7 shows a portion of a video picture depicting an A-B spatial error signal in which a mis-registration or horizontal offset, of 40 ns has been introduced.
  • a mis-registration or horizontal offset of 40 ns has been introduced.
  • Such a rather small mis-registration between the scanned optical test pattern and the ETP is readily seen as alternate white.and black vertical bars located at the black/white, white/black transitions of the checkers which form the-test pattern.
  • -Thus an operator can quickly and accurately visually determine whether a spatial error exists in the cameras being setup prior to actually performing a full spatial measurement and correction via the ASU system 98.
  • FIGURES 8A, 8B and 8C depict an implementation of the block diagram of FIGURE 1, wherein like components are similarly numbered.
  • V inhibit is provided to the V/H reset circuit 14 via the input line 12. and is a pulse which occurs approximately two horizontal lines earlier than system V blanking.
  • V inhibit provides not only V sync for the system 10 but herein also is a source of system 10 horizontal timing.
  • the reset circuit 14 comprises a pair of D-type flip-flops 119 which are clocked by the 1 MHz clock from port E of the phase shifter 82 via one of the lines 16.
  • the V/H reset circuit 14 re-clocks V inhibit to.
  • V reset pulse and an inverted V reset pulse which are short (1 us) reset pulses which pre-load vertical counters 120a, 120b and horizontal counters 122a, 122b, 122c and 122d in the V count and H count logics 18, 20 respectively.
  • the count logics 18, 20 divide down the 1 MHz system clock supplied on lines 16, whereby the H count logic 20 generates the H addresses for the characters in each of the three rows of text forming the display.
  • the V count logic 18 generates vertical line numbers in response to the 1 MHz clock and the H rate signal on line 24 from H counter 122b.
  • the counters are re-locked to the system clock every vertical field by the pre-setting action of the V reset pulses from the V/H reset circuit 14.
  • V count logic 18 produces the V gate signal on line 26, where pre-loading the V counters 120a, b, selectively locates the start of the insert window within the video picture, i.e., places the display in the lower region of the video picture where it least obstructs the video information presented on the monitor.
  • V count logic 18 Pre-setting of the V count logic 18 for the NTSC 525 line color television standard, or for the PAL 625 line standard, is selectable via a pair of jumpers 124, 126 respectively.
  • the V count logic 18 also provides a start first character logic signal via a flip-flop 128 and a line 130 to the H count logic 20 (counter 122c) and to the character generator 56.
  • the insert window is ended by an insert end pulse on line 53 from the control ROM/latch 52.
  • the latter is programed to generate the pulse when a sufficient number of horizontal lines have been counted to provide the three rows of display text with sufficient spacing around the rows of characters to be visually pleasing.
  • the insert end pulse resets an output flip-flop 132 in the V count logic 18 to end the insert while still allowing the V counters 120a, b to continue counting.
  • the H count logic 20 provides the 8-bit H address words to the control ROM/latch 52 via the bus 30, as well as 5-bit H address words on bus 51 to the data ROM 48, in response to the 1 MHz clock from port D of the phase shifter82.
  • the H counter 122a provides the first four LSB of the character column addresses; the H counter 122b provides the two MSB of the character column addresses; the H counter 122c supplies the spacing between the character rows; and the H counter 122d provides the text line addresses.
  • the insert logic circuit 28 (FIGURE 8C) comprises an AND gate which receives the V gate and the H gate, and initiates the vertical and horizontal start of the insert in the video picture when both gates go high, via a corresponding insert gate signal on the line 32 extending to the video insert switch 60.
  • the components 14, 18, 20 and 28 define means for generating an insert time window in a selected area of the video picture generated by a television camera during the setup procedure.
  • the display data for filling the insert is then derived via various other components of the system 10, as described below.
  • the major source of information introduced from the ASU of FIGURE 2 comprises the four command bytes shown in Table 1 and supplied via the command bus 36, FIGURE 8B.
  • the two MSB of the command bus are decoded to one of four possible combinations in a decoder 134.
  • the latter steers the ready pulse to one of the four outputs wherein three of the outputs therefrom are used to clock three latches 136, 138 and 140 in the control latch/status memory 38.
  • the first set of latches 136 - 140 allows the system 10 to latch incoming data on the command bus 36 within a few microseconds, whereby the microprocessor memory means 100 can be released-to perform other tasks, such as changing control to the next camera.
  • a fourth latch 142 comprises a second level of delay, i.e., a delayed latch of data from the first set of latches, and, in particular, latches the three LS B from the latch 140 corresponding to the input select command, i.e., camera number (byte 1), as well as the two LSB from the latch 138 corresponding to the tube command (byte 3).
  • a status memory 144 also provides a delayed latch of status data from the latch 138. The status byte is latched into the status memory 144 in response to the three LSB of the input select byte, and the strobe pulse on line 42 which is fed to the write enable input of the memory 144. The camera number data must be latched into the input select latch 140 before the status data can be written into the status memory 144.
  • the latch 140 latches the input select command byte of Table 1 from the command bus 36, when clocked by the y0 output of decoder 134; latch 138 latches the status and tube data corresponding to the second command byte of Table 1 when clocked by y2 output; and latch 136 latches the error code data corresponding to the fourth command byte of Table 1 in response to the y3 output of decoder 134.
  • the tube and input select data is then latched into the second level latch 142, while the status and input select data is further latched into the status memory 144 as previously mentioned.
  • the latched data is then fed to the display multiplexer 46 via the multiple buses 44, to determine the data ROM selections in response to control by the control ROM/latch 52.
  • the latch 142 provides the data that is displayed as the suffix of the error code message on the third row of display text, i.e., the camera number and tube color.
  • the display of the suffix is defeated by the binary number of the associated error code message, whereby the display multiplexer 46 calls out the corresponding address in the data ROM 48 to prevent the latter from shifting out of the lower half of the memory.
  • the status memory 144 is, in effect, a register file memory which has independent write and read circuits and functions, since the read-out process is slaved to the incoming video, and the write process is timed to the microprocessor system.
  • the control ROM/latch 52 includes a lk x 8 programable E-PROM 146 followed by a latch 148, and functions as a programed logic array where specific H addresses, or range of addresses, are decoded to define the display.
  • the E-PROM 146 is programed to include a number of character blocks, the three rows of display text and the overall spacing and extent of the display.
  • the addresses are supplied via the H count logic 20, whereby the control ROM/latch 52 switches the display multiplexer 46 via the multiplexer control logic on the 2-bit bus 55, to provide selected characters and error code messages contained in the data ROM 48.
  • the latch 148 also provides the 3-bit status read addresses via the bus 54 to the read enable inputs of the status memory 144.
  • the data ROM 48 is programmed with selections of the desired characters, and a plurality of messages of up to 31 characters in length such as the error code messages in Table 1 above. In practice, 21 characters are used. The selections are called up by the data line selections from the display multiplexer 46 on the bus 50, and include whether status information, error code information, or the suffix of the error code corresponding to the camera and tube numbers, etc., are to be displayed.
  • the data ROM 48 character positions are addressed via the H count logic 20 to increment the data ROM 48 horizontally on each text line via the H address bus 30 from the counter. The H count logic 20 cycles the data ROM 48 through 31 possible character columns.
  • the data ROM is switched internally between the camera and tube suffix, and the last 10 characters of the stored error code message, via a high frequency clock generated via the error code on the bus 44, a gate array 150 (FIGURE 8B) and a line 149.
  • the output of the data ROM 48 calls up the specific characters in the character generator 56.
  • the data ROM 48 and the character generator 56 provide in effect a conventional character generator.
  • the selection of the proper data to input to the character generator 56 is a function of the display multiplexer 46 as controlled in turn by the control ROM/latch 52.
  • the character generator is supplied with a line input clocked from the H line rate signal via a line 152.
  • a dot clock input is coupled to a clock from the input 88 (FIGURE 8B) via a line 154 and generates the character dots where determined via the data ROM 48 output.
  • the load input of the character generator 56 is coupled to the G and B ports of the phase shifter 82 via the lines 16 and a NAND gate array 156, where the latter further includes an input from the start first character line 130 from the flip-flop 128 (FIGURE 8A).
  • the character generator 56 is coupled to the video insert switch 60 via the character reverse circuit 57.
  • the latter circuit detects the number of the camera being processed and reverses the character video from the generator 56 to highlight the camera number in the first display row so it may be readily discernable from the other numbers of the row. That is, the character video is reversed during the horizontal video lines corresponding to the character height plus the spacing above and below the first row of text. This provides a black character on a white background as shown in FIGURES 4, 5.
  • character reverse circuit 57 includes a comparator 158 which has inputs A coupled to receive the input select command byte via the bus 61, and inputs B coupled via the bus 59 to receive the four LSB of the character code signal from the data ROM 48.
  • the other input is coupled to the character video line 62.
  • the exclusive OR 162 is a non-inverting buffer as long as the character reverse state is low, but becomes an inverter when the character reverse goes high, as when digital A equals digital B.
  • the regular, or the reversed, character video is fed to the video insert switch via the line 63.
  • the video insert switch 60 and the A-B video switch 64 actually comprise an integral switch means with three possible modes of output; i.e., multiplexed video, A-B video, and/ or character video.
  • the combination switch means provides a three-way switch controlled by logic determined by the desired mode of output, and includes differential amplifiers 164, 166, 168 with associated constant current sources 170, 172, 174 respectively.
  • differential amplifier 164 receives the multiplexed video on line 68.
  • the signal is halved via a voltage divider 176 and is fed to one side of the A-B differential amplifier 166.
  • the second side of A-B amplifier 166 receives the ETP video via the line 70, the buffer 76, the low pass filter 77 and a gray offset circuit 178.
  • the latter configures the A-B differential amplifier 166 to become a subtracting amplifier.
  • the monitor video output signal on output line 80 will provide a totally gray video picture on the monitor 108.
  • One side of the differential amplifier 168 .receives the character video via line 63.
  • the outputs of the differential amplifiers 164,. 166, 168 supply the monitor video output on line 80 via a line driver circuit 180.
  • the emitters of the current sources 170, 172, 174 are tied together.
  • the base of current source 174 is coupled to the insert gate via the line 32, and the bases of current sources 170, 172 are coupled to line 32 via respective NAND gate arrays 182.
  • the latter in turn are also coupled to an inverted A-B gate and to a valid blanking signal on an input line 184 (FIGURE 8B) via a NAND gate 186.
  • the bases of the current sources are coupled to resistive voltage dividers whereby only one source is on at one time since the emitters thereof are tied together.
  • the inverted A-B gate is derived on a line 187 from the fine or coarse status signals on input lines 72, 74 via a manual dip switch/gate means 188, which includes the OR gate 79 of FIGURE 1.
  • the means 188 provides three dip switches for manually overriding the fine or coarse status signals and to select A-B on or off. When in the manual position, the respective dip switches connect the switch/gate means 188 to.+5 volts, i.e., a high state, to provide fine, coarse or both signals manually.
  • the valid blanking signal on line 184 is related to composite video blanking and inhibits the A-B selection during the inactive region of the video picture.
  • the A-B video switch 64 is in essence an analog subtractor which performs an analog subtraction of the ETP signal on input 70 from the multiplexed input video on line 68, in response to the A-B gate. If there is no spatial displacement error or mis-registration between the signals, the two incoming video signals will correspond over the video picture, whereby the resulting background video will be an even gray field. If there are mis-registration or timing errors, there will be noticeable edges on the transistions, wherein the difference of black or white depends upon the relative delay. This effect was previously discussed and depicted in the FIGURE 7, wherein a horizontal offset of 40 ns was introduced to illustrate the effect.
  • the auto timer circuit 90 (FIGURE 8B) includes a counter 190 whose count is reset by the strobe pulse on input line 42 and which is clocked via the V inhibit signal on input line 12. The output thereof is coupled via a D-type flip-flop 192 to the insert logic circuit 28 via the line 92 and a pair. of switches 194, 196.
  • the automatic shutoff feature can be manually defeated by opening the switch 194.
  • Switch 196 defeats the insert window in the down position to allow viewing of the entire video picture.

Landscapes

  • Engineering & Computer Science (AREA)
  • Health & Medical Sciences (AREA)
  • Biomedical Technology (AREA)
  • General Health & Medical Sciences (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
  • Closed-Circuit Television Systems (AREA)
EP83301675A 1982-04-02 1983-03-24 Dispositif pour afficher les réglages et les défauts d'une caméra Expired EP0091244B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/364,739 US4507683A (en) 1982-04-02 1982-04-02 Camera status and diagnostics display system
US364739 1982-04-02

Publications (3)

Publication Number Publication Date
EP0091244A2 true EP0091244A2 (fr) 1983-10-12
EP0091244A3 EP0091244A3 (en) 1986-12-30
EP0091244B1 EP0091244B1 (fr) 1990-08-08

Family

ID=23435862

Family Applications (1)

Application Number Title Priority Date Filing Date
EP83301675A Expired EP0091244B1 (fr) 1982-04-02 1983-03-24 Dispositif pour afficher les réglages et les défauts d'une caméra

Country Status (4)

Country Link
US (1) US4507683A (fr)
EP (1) EP0091244B1 (fr)
JP (1) JPS58173986A (fr)
DE (1) DE3381784D1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0519382A2 (fr) * 1991-06-19 1992-12-23 Rohm Co., Ltd. Dispositif d'affichage d'image

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL8303167A (nl) * 1983-09-14 1985-04-01 Philips Nv Alleenstaande dienstverlenende inrichting met micro-computer, die beschermd is tegen storingen.
JP2528789B2 (ja) * 1985-06-26 1996-08-28 中央電子 株式会社 映像情報管理装置
US4677488A (en) * 1985-07-25 1987-06-30 Zenith Electronics Corporation Video system with television receiver and teletext processor capable of switching external RGB signals
JPH01218181A (ja) * 1988-02-25 1989-08-31 Erubetsukusu Video Kk 閉回路テレビジョン装置
US4855832A (en) * 1988-03-31 1989-08-08 Nicolet Instrument Corporation Gated video mixer
US4994916A (en) * 1988-08-25 1991-02-19 Yacov Pshtissky Apparatus and method for encoding identification information for multiple asynchronous video signal sources
US5287187A (en) * 1989-05-15 1994-02-15 Canon Kabushiki Kaisha Video signal processing apparatus displaying image and process information
US4991023A (en) * 1989-05-22 1991-02-05 Hewlett-Packard Company Microprocessor controlled universal video monitor
KR920005058B1 (ko) * 1989-12-15 1992-06-26 주식회사 금성사 4화면 분할 표시 장치
US5189516A (en) * 1990-04-23 1993-02-23 The Grass Valley Group, Inc. Video preview system for allowing multiple outputs to be viewed simultaneously on the same monitor
US5586058A (en) * 1990-12-04 1996-12-17 Orbot Instruments Ltd. Apparatus and method for inspection of a patterned object by comparison thereof to a reference
KR930011847B1 (ko) * 1991-02-01 1993-12-21 주식회사 금성사 씨씨티브이의 감시카메라 감시 장치 및 방법
US5182641A (en) * 1991-06-17 1993-01-26 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Composite video and graphics display for camera viewing systems in robotics and teleoperation
KR930018994A (ko) * 1992-02-29 1993-09-22 이필곤 T.v 내장용 화상표시회로
US5565919A (en) * 1992-03-12 1996-10-15 Hitachi, Ltd. Video camera/VTR and camera station with opto-electronic link between camera/VTR and camera station
USRE43462E1 (en) 1993-04-21 2012-06-12 Kinya (Ken) Washino Video monitoring and conferencing system
CA2195415A1 (fr) * 1994-07-26 1996-02-08 Scott Anthony Rhodes Systeme de securite video
US6628887B1 (en) 1998-04-17 2003-09-30 Honeywell International, Inc. Video security system
EP0715453B1 (fr) 1994-11-28 2014-03-26 Canon Kabushiki Kaisha Dispositif de commande pour caméra
US7116357B1 (en) * 1995-03-20 2006-10-03 Canon Kabushiki Kaisha Camera monitoring system
US6879347B1 (en) 1999-12-30 2005-04-12 Gateway, Inc. Method and apparatus for communicating state information using vertical blanking interval
KR100449739B1 (ko) * 2002-09-19 2004-09-22 삼성전자주식회사 디스플레이장치 및 디스플레이장치에 입력되는 신호의체크방법
US6809330B2 (en) * 2002-12-18 2004-10-26 Lockheed Martin Corporation Automatic calibration and built-in diagnostic procedures for line scan cameras
EP1648181A1 (fr) * 2004-10-12 2006-04-19 Dialog Semiconductor GmbH Dispositif multiple de saisie de trame vidéo
US7629998B2 (en) * 2005-06-23 2009-12-08 Elbex Video Limited Method and apparatus for measuring illumination and camera performances
US11019258B2 (en) 2013-08-21 2021-05-25 Verizon Patent And Licensing Inc. Aggregating images and audio data to generate content
US9451162B2 (en) 2013-08-21 2016-09-20 Jaunt Inc. Camera array including camera modules
GB201317626D0 (en) * 2013-10-04 2013-11-20 Schlumberger Holdings Solids in borehole fluids
US9696772B2 (en) * 2014-02-21 2017-07-04 Arm Limited Controlling access to a memory
US9911454B2 (en) 2014-05-29 2018-03-06 Jaunt Inc. Camera array including camera modules
US11108971B2 (en) 2014-07-25 2021-08-31 Verzon Patent and Licensing Ine. Camera array removing lens distortion
US10368011B2 (en) 2014-07-25 2019-07-30 Jaunt Inc. Camera array removing lens distortion
US10186301B1 (en) 2014-07-28 2019-01-22 Jaunt Inc. Camera array including camera modules
US10440398B2 (en) 2014-07-28 2019-10-08 Jaunt, Inc. Probabilistic model to compress images for three-dimensional video
US10701426B1 (en) 2014-07-28 2020-06-30 Verizon Patent And Licensing Inc. Virtual reality system including social graph
US9774887B1 (en) 2016-09-19 2017-09-26 Jaunt Inc. Behavioral directional encoding of three-dimensional video
US9363569B1 (en) 2014-07-28 2016-06-07 Jaunt Inc. Virtual reality system including social graph
US11032536B2 (en) 2016-09-19 2021-06-08 Verizon Patent And Licensing Inc. Generating a three-dimensional preview from a two-dimensional selectable icon of a three-dimensional reality video
US10681341B2 (en) 2016-09-19 2020-06-09 Verizon Patent And Licensing Inc. Using a sphere to reorient a location of a user in a three-dimensional virtual reality video
US11032535B2 (en) 2016-09-19 2021-06-08 Verizon Patent And Licensing Inc. Generating a three-dimensional preview of a three-dimensional video
US10694167B1 (en) 2018-12-12 2020-06-23 Verizon Patent And Licensing Inc. Camera array including camera modules

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3502804A (en) * 1965-11-08 1970-03-24 Rank Organisation Ltd Video monitor indicating means
DE1960493A1 (de) * 1968-12-03 1970-08-27 Compteurs Comp D Verfahren und Vorrichtung zur Fernsteuerung und Fernmessung
DE2165861A1 (de) * 1971-12-31 1973-07-05 Deutsche Forsch Luft Raumfahrt Verfahren und einrichtung zum einblenden von informationen in ein bestehendes fernsehbild
US3898644A (en) * 1973-09-13 1975-08-05 Qsi Systems Inc TV display system
US3993864A (en) * 1974-07-28 1976-11-23 Elliott Brothers (London) Limited Television camera arrangement in which electrically generated data is superimposed on the video picture information
US4245252A (en) * 1976-08-19 1981-01-13 Sony Corporation Television camera having a character display
GB2074416A (en) * 1980-04-11 1981-10-28 Ampex Digital error measuring circuit for shading and registration errors in television cameras

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3891792A (en) * 1974-06-25 1975-06-24 Asahi Broadcasting Television character crawl display method and apparatus
US4120004A (en) * 1976-01-26 1978-10-10 Coutta John M Surveillance system
JPS56143774A (en) * 1980-04-11 1981-11-09 Hitachi Denshi Ltd Check and display system for automatic adjustment state of image pickup device

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3502804A (en) * 1965-11-08 1970-03-24 Rank Organisation Ltd Video monitor indicating means
DE1960493A1 (de) * 1968-12-03 1970-08-27 Compteurs Comp D Verfahren und Vorrichtung zur Fernsteuerung und Fernmessung
DE2165861A1 (de) * 1971-12-31 1973-07-05 Deutsche Forsch Luft Raumfahrt Verfahren und einrichtung zum einblenden von informationen in ein bestehendes fernsehbild
US3898644A (en) * 1973-09-13 1975-08-05 Qsi Systems Inc TV display system
US3993864A (en) * 1974-07-28 1976-11-23 Elliott Brothers (London) Limited Television camera arrangement in which electrically generated data is superimposed on the video picture information
US4245252A (en) * 1976-08-19 1981-01-13 Sony Corporation Television camera having a character display
GB2074416A (en) * 1980-04-11 1981-10-28 Ampex Digital error measuring circuit for shading and registration errors in television cameras

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0519382A2 (fr) * 1991-06-19 1992-12-23 Rohm Co., Ltd. Dispositif d'affichage d'image
EP0519382A3 (en) * 1991-06-19 1995-01-18 Rohm Co Ltd Picture display apparatus

Also Published As

Publication number Publication date
DE3381784D1 (de) 1990-09-13
EP0091244B1 (fr) 1990-08-08
JPS58173986A (ja) 1983-10-12
EP0091244A3 (en) 1986-12-30
US4507683A (en) 1985-03-26

Similar Documents

Publication Publication Date Title
EP0091244B1 (fr) Dispositif pour afficher les réglages et les défauts d'une caméra
US5109281A (en) Video printer with separately stored digital signals printed in separate areas to form a print of multiple images
CA1296436C (fr) Affichage video numerique pour ecrans multiples
US7116358B1 (en) Image processing circuit of image input device
DE19716095C2 (de) Bildsignal-Umsetzungsvorrichtung und Flüssigkristall-Anzeigeeinrichtung mit einer solchen
US4956703A (en) Print simulation apparatus for adjusting the color separation conditions of a color scanner
US4250521A (en) Video signal dropout compensator
EP0490942A1 (fr) Convertisseur de signaux numeriques de formats de television a haute definition multiples
KR100304211B1 (ko) 화상 기록 재생 장치
US4837626A (en) Controller for CRT display apparatus
GB2162674A (en) Color liquid crystal display apparatus with improved display color mixing
US6184934B1 (en) Video signal processing apparatus and composite image adjustment method
KR960003439B1 (ko) 디스플레이 프로세서
JPH06314085A (ja) イメージ処理システム
US4309723A (en) Apparatus and method for registration and shading of color television cameras
EP0346028B1 (fr) Appareil d'affichage de signal vidéo
US6546149B1 (en) Digital noise reduction through selective pixel comparison
US4567521A (en) Processor controlled digital video sync generation
US4977355A (en) Convergence control system
JP2790546B2 (ja) 表示装置
JP3374418B2 (ja) Ｃｃｄカメラの欠陥補正装置
US6486921B1 (en) Method and circuit for forming on-screen displays for overlay on a video image
JP3578747B2 (ja) 画像出力装置
JPS60145767A (ja) 画像記録方式
JPH0734587B2 (ja) ビデオプリンタ

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): CH DE FR GB LI NL

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): CH DE FR GB LI NL

17P Request for examination filed

Effective date: 19870403

17Q First examination report despatched

Effective date: 19890215

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): CH DE FR GB LI NL

REF Corresponds to:

Ref document number: 3381784

Country of ref document: DE

Date of ref document: 19900913

ET Fr: translation filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19910320

Year of fee payment: 9

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Effective date: 19910324

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Effective date: 19910331

Ref country code: CH

Effective date: 19910331

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 19910331

Year of fee payment: 9

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19910430

Year of fee payment: 9

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
GBPC Gb: european patent ceased through non-payment of renewal fee
REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Effective date: 19921001

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Effective date: 19921130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Effective date: 19921201

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST