EP0074215B1 - Dispositifs de type CMOS comprenant des régions d'arrêt de canal auto-alignées - Google Patents

Dispositifs de type CMOS comprenant des régions d'arrêt de canal auto-alignées Download PDF

Info

Publication number
EP0074215B1
EP0074215B1 EP82304479A EP82304479A EP0074215B1 EP 0074215 B1 EP0074215 B1 EP 0074215B1 EP 82304479 A EP82304479 A EP 82304479A EP 82304479 A EP82304479 A EP 82304479A EP 0074215 B1 EP0074215 B1 EP 0074215B1
Authority
EP
European Patent Office
Prior art keywords
channel
layer
thick
devices
metal layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
EP82304479A
Other languages
German (de)
English (en)
Other versions
EP0074215A2 (fr
EP0074215A3 (en
Inventor
John Y. Chen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Hughes Aircraft Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hughes Aircraft Co filed Critical Hughes Aircraft Co
Publication of EP0074215A2 publication Critical patent/EP0074215A2/fr
Publication of EP0074215A3 publication Critical patent/EP0074215A3/en
Application granted granted Critical
Publication of EP0074215B1 publication Critical patent/EP0074215B1/fr
Expired legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823878—Complementary field-effect transistors, e.g. CMOS isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
    • H01L27/0928—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors comprising both N- and P- wells in the substrate, e.g. twin-tub
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0638—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layer, e.g. with channel stopper
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/942—Masking
    • Y10S438/948—Radiation resist
    • Y10S438/95—Multilayer mask including nonradiation sensitive layer

Definitions

  • the invention relates to a process for fabricating CMOS devices on a single semiconductor substrate, and, more particularly, to a process for providing CMOS devices with self-aligned cnannel stops for both n-channel and p-channel devices as well as mutual self-alignment between the two channel stops.
  • the two different type channel stops are implanted using only one mask, called herein a "complementary" mask.
  • CMOS Complementary Metal Oxide Semiconductor
  • CMOS devices formed on a bulk substrate of a given conductivity comprise both NMOS and PMOS devices in adjacent arrangement.
  • the source and drain connections of one type of device are of the same conductivity as the substrate, then a well of the opposite conductivity is generally formed in the substrate surrounding the source and drain regions, to which electrical connections are made.
  • the source and drain regions are simply implanted into the substrate and electrical connections made thereto.
  • CMOS device One particular process for fabricating CMOS device is shown in US patent No 4,013,484. That process provides self-aligning channel stops.
  • the self-aligned channel stops produce high field threshold voltages for both n- and p-channel devices. Parasitic bipolar transistors are eliminated because heavily doped regions from the channel stop implant do not form the base of a bipolar transistor.
  • the mutual self-alignment between the two channel stops provides high packing density because no separation is required between the channel stops for registration tolerance to prevent overlap between p + and n + channel stops. The overlap would otherwise cause compensation of p' and n + species, resulting in a lightly-doped region. Further, the device performance (punch-through voltage between the two channel stops) is not affected by misalignment. Finally, only one mask is needed to implant both p-type and n-type channel stops.
  • Fig. 1a a depicts a semiconductor substrate 10, preferably silicon, here lightly doped with n-type atoms, about 5 x lo l4 atoms/cm 3 , over which has been formed a dielectric layer 12.
  • the silicon substrate shown here is doped with n-type material, it should be understood that p-type silicon may alternatively be employed as a substrate for fabricating devices in accordance with the invention.
  • NMOS and PMOS devices For fabricating NMOS and PMOS devices, a plurality of openings, one of which is shown at 14 (NMOS) and one of which is shown at 16 (PMOS), is formed in layer 12 by conventional masking and etching techniques to expose portions of the underlying substrate. These openings define the n-channel and p-channel regions, respectively, that will subsequently become the source, drain and channel regions of the NMOS and PMOS devices, respectively. As shown in Fig. 1b, a composite resist mask 18, called herein the "complementary" mask and described in greater detail below, is then formed over those openings which comprise the p-channel devices.
  • P-type ions such as boron
  • P-type ions are then implanted, shown at 20, to form simultaneously a p-well 22 and a p' region (channel stop) 24 in the semiconductor substrate.
  • the implantation is done under conditions such that the peak distribution of atoms lies in the silicon substrate just beneath the silicon/silicon dioxide interface 26 (i.e., within a few hundred A thereof) in order to overcome processing variations in oxide formation. This ensures that the p-doping concentration in the channel stop region 24 is maximum near the surface, while the p-doping concentration in p-well 22 is maximum at about half the depth of the p-well.
  • the position of the distribution peak near the interface for the channel stop region serves to reduce parasitic conduction between neighboring transistors.
  • N-type ions such as phosphorus
  • the implantation energy is low enough such that the phosphorus atoms do not penetrate the field oxide.
  • the channel stop region is therefore not affected by this phosphorus implant.
  • This counter-doping process which is preferred because of the control over threshold voltage it provides, is more fully described US-A-4 315 781, and thus does not form a part of this invention.
  • Simple experimentation is adequate for determining the particular conditions needed to establish the desired doping profile. For example, for a layer of silicon dioxide 4,000 A thick, a deep boron implant at a dosage of 1 x 10 13 /cm 2 at 120 keV and a shallow phosphorus implant at a dosage of 9 x 10 11 /cm 2 at 200 keV is sufficient to form the desired doping profiles in both the p-well and the channel stop regions. In the p-well region, the peak distribution of implanted atoms under these conditions is about 0.4 pm below the silicon surface.
  • a metal layer 28 is then formed over the entire structure, such as by evaporation.
  • the metal layer is thin enough to provide discontinuities between those regions covered with the composite resist and those regions not so covered, as shown in Fig. 1 c.
  • the photoresist composite should be at least twice as thick as the metal layer 28 in order to have metal discontinuity at the resist edges during lift-off of the metal.
  • the required minimum thickness of the metal layer is an inverse function of its density. For example, an aluminum metal layer is formed to a thickness of about 5,000 A, while a gold metal layer is formed to a thickness of about 2,500 A. The purpose of this metal layer in ion implantation is discussed below.
  • a single photoresist layer is required to be thicker than that customarily employed in the art. Ideally, a steep sidewall or even slight undercut is required in order to obtain the desired metal lift-off.
  • the desired geometry is realized by employing a composite resist comprising two or more layers.
  • a thick photoresist layer about 2 um thick or a polysilicon (polycrystalline silicon) layer 18a about 1 pm thick is capped with a thin (about 0.5 to 1 pm) photoresist layer 18b.
  • the thin photoresist layer provides the high resolution desired.
  • the top resist layer is patterned and used as a mask, and the bottom layer is then over-developed (photoresist) or over-etched (polysilicon) slightly to obtain what is known in the art as the "mushroom” effect.
  • polysilicon is employed as the bottom layer, since it is a better implant mask than photoresist.
  • polysilicon does not dissolve during the lift-off process with the top photoresist layer, so it must be etched away, such . as by a CF 4 plasma.
  • a very thin oxide (not shown), about 200 A, is typically grown (prior to the polysilicon deposition) to serve as a plasma etch stop and to protect the silicon substrate surface. This thin oxide is then stripped and regrown subsequently to form a gate oxide, as described below.
  • a three-layer resist structure (not shown) may be employed as the composite resist 18.
  • a thick photoresist layer about 2 um thick is formed on the substrate, followed by a thin metal layer, for example, about 1,000 A of aluminum, silicon or germanium, capped with a thin photoresist layer about 0.5 pm to 1 pm thick.
  • a thin metal layer for example, about 1,000 A of aluminum, silicon or germanium
  • the composite resist 18 is removed by dissolving the resist, thus taking with it (lifting off) the overlying metal layer 28, leaving the structure shown in Fig. 1d.
  • N-type ions such as phosphorus
  • p-type ions are then implanted, shown at 30, to form simultaneously an n-well 32 and an n + region (channel stop) 34.
  • the implantation is done under conditions such that the peak distribution of atoms lies in the substrate just beneath the substrate/ field oxide interface 26.
  • P-type ions such as boron, are then implanted into the n-well to counter-dope the surface region, as described above for the p-well formation.
  • the metal mask 28 over the n-channel regions. protects those regions against implantation.
  • the metal selected and its thickness are such as to effectively stop the ion implantation, employing the considerations described above.
  • both p-channel and n-channel stops are mutually self-aligned at 36. Self-alignment between adjacent n-regions and n-channel devices and p-regions and p-channel devices is also achieved.
  • the substrate is then further processed in accordance with prior art techniques for fabricating finished devices.
  • gate oxides about 400 A thick are grown on the silicon substrate surface.
  • Polysilicon gates (polysilicon highly doped to n") are formed thereover employing photoresist for masking.
  • Sources and drains (p ⁇ ) for the p-channel devices are implanted, employing conventional CMOS process technology.
  • Appropriate contact holes are formed by conventional masking and etching, and the entire surface is metallized.
  • the final electrode pattern is formed by conventional processes.
  • Fig. 2 in cross-section, shows source 38 and drain 40 regions, with polysilicon gate 42 over region 22, forming an NMOS device. Electrode 46 contacts the source region, while electrode 48 contacts the drain region. Gate oxide 50 separates polysilicon gate 42 from the semi- conductor surface. Likewise, in a PMOS device, gate oxide 52 separates polysilicon gate 54, which is positioned over region 32, from the semiconductor surface. Electrode 56 contacts source region 58 and electrode 60 contacts drain region 62.
  • contacting schemes can, of course, be used.
  • Exemplary of such contacting schemes is the refractory gate process, in which a refractory gate metal such as tungsten or molybdenum is employed.
  • a refractory gate metal such as tungsten or molybdenum
  • Other gate metals such as aluminum and metal silicide, may alternatively be employed.
  • the process sequence of the invention thus comprises:
  • the remaining steps to fabricate a completed device include:
  • the central aspect of the invention depends on the success of the metal lift-off which is performed after the resist has been used as a mask during ion implantation.
  • Metal lift-off can be a problem because it is difficult to maintain a resist profile suitable for the metal lift-off after ion implantation (e.g., 5,000 A of AI or 2,500 A of Au). Accordingly, the composite resist layer described above is employed to overcome this problem.
  • a composite resist layer comprising 1 pm of polysilicon and 1 ⁇ m of Shipley AZ photoresist was deposited on a silicon substrate, employing 200 A of Si0 2 as a plasma etch stop. A single layer of 2 ⁇ m of AZ photoresist ' was also deposited on a silicon substrate. A 5,000 A layer of aluminum was deposited over each resist layer. The aluminum was successfully lifted off the composite resist, but not off the monolithic resist.
  • the process disclosed herein provides a self-aligned n channel stop between n-regions and n-channel devices and a self-aligned p + channel stop between p-regions and p-channel devices.
  • the process also provides mutual self-alignment between these two channel stops.
  • the process can be employed in submicrometer device fabrication.
  • CMOS/ SOS complementary metal-oxide-semiconductor
  • n- and p-channel devices were fabricated, employing the procedures described above.
  • the thickness of the field oxide 12 was 4,000 A, while that of the gate oxide 50, 52 was about 400 A.
  • Boron was implanted deep to define p-wells 22 and p + channel stops 24 at a dosage of 1 x 10 13 /cm 2 at 120 keV.
  • Phosphorus was then implanted shallow to counter-dope the p-well at a dosage of 9 x 10 11 /cm 2 at 200 keV to form n-channel devices.
  • Phosphorus was also implanted deep to define n-wells 32 and n + channel stops 34 at a dosage of 1.5 x 10 13 /cm 2 at 300 keV. Boron was then implanted shallow to counter-dope the n-well at a dosage of 7 x 10 12 /cm 2 at 50 keV to form p-channel devices.
  • the complementary mask comprised a 200 ⁇ SiO 2 plasma etch stop, a 1 ⁇ m thick polysilicon layer and a 1 ⁇ m thick Shipley AZ photoresist layer, over which was deposited 6,000 A of Al.
  • the source and drain 62 regions of the PMOS devices were formed by implanting boron at a dosage of 5 x 10 14 /cm 2 at 25 keV; the source 38 and drain 40 regions of the NMOS devices were likewise implanted at the same time. The source and drain regions of the NMOS devices were then implanted with arsenic at a dosage of 1.5 x 10 15 /cm 2 at 150 keV, to over-compensate for the previous p-doping.
  • the gate contacts 42, 54 were polysilicon, diffused with phosphorus.
  • the source and drain contacts 46, 48, 56, 60 comprises 4,000 A of All W:Ti.
  • Figs. 3a and 3b depicts the I-V characteristics of the 1 pm n- and p-channel MOSFET, respectively, at the gate voltages (V G ) given.
  • Desirably high threshold voltages of 14 V and -32 V were also obtained for the n- and p-channel field transistors (parasitic transistors).
  • CMOS/SOS devices using similar process parameters, including n-channel and p-channel MOSFETs, a series of CMOS/SOS inverters and a 31-stage CMOS/SOS ring oscillator, all on the same chip.
  • MOSFETs and inverters functioned correctly.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Claims (11)

1. Un procédé pour fabriquer des dispositifs CMOS formés sur un substrat semiconducteur (10) comportant des régions de canal n et des régions de canal p (22, 23) ayant respectivement une conductivité de type n et de type p, comprenant la formation dans ces régions de parties de source (38, 58), de drain (40, 62) et de grille (22, 32), l'établissement de contacts électriques (42, 46, 48, 54, 56, 58) avec ces parties, et la formation de zones d'arrêt de canal auto-alignées (24, 34) entre des régions de même conductivité et entre des régions de conductivité opposée, les zones d'arrêt de canal entre des régions de conducivité opposée étant mutuellement auto-alignées, caractérisé en ce qu'on forme les zones d'arrêt de canal auto-alignées par un procédé qui comprend les opérations suivantes:
a) on ouvre des fenêtres (14, 16) pour des dispositifs à canal n et à canal p dans une couche d'oxyde (12) formée sur le substrat semiconducteur (10);
b) on forme un masque complémentaire (18) pour recouvrir des dispositifs à former ayant un premier type de conductivité (32, 34), au moyen d'un masque de réserve composite comprenant au moins deux couches (18a, 18b), et on implante des ions pour former des dispositifs d'un second type de conductivité (22, 24), opposé au premier;
c) on évapore une couche de métal (28) à la fois sur le masque de réserve composite et sur les dispositifs du second type de conductivité (22, 24);
d) on décolle les parties de la couche de métal recouvrant le masque de réserve composite; et
e) on implante des ions pour former des dispositifs du premier type de conductivité (32, 34), en utilisant comme masque les parties restantes de la couche de métal.
2. Le procédé de la revendication 1, dans lequel le masque de réserve complémentaire a une épaisseur au moins environ deux fois supérieure à celle de la couche de métal.
3. Le procédé de la revendication 1 ou 2, dans lequel le masque de réserve complémentaire comprend une couche épaisse de résine photosensible d'environ 2 pm d'épaisseur formée sur le substrat, et une couche mince de résine photosensible d'environ 0,5 à 1 µm d'épaisseur formée sur la couche de résine photosensible épaisse.
4. Le procédé de la revendication 1, 2 ou 3, dans lequel le masque de réserve complémentaire comprend une couche épaisse de silicium poly- cristallin d'environ 1 pm d'épaisseur, et une couche mince de résine photosensible d'environ 0,5 à 1 pm d'épaisseur formée sur cette dernière.
5. Le procédé de l'une quelconque des revendications 1 à 4, dans lequel le masque de réserve complémentaire comprend une couche épaisse de résine photosensible d'environ 2 pm d'épaisseur formée sur le substrat, une couche de métal mince d'environ 100 nm d'épaisseur formée sur la couche de résine photosensible épaisse, et une couche de résine photosensible mince d'environ 0,5 à 1 pm formée sur la couche de métal.
6. Le procédé de l'une quelconque des revendications 1 à 5, dans lequel le substrat semiconducteur consiste en silicium et le couche d'oxyde consiste en dioxyde de silicium.
7. Le procédé de l'uné quelconque des revendications précédentes, dans lequel des atomes de bore sont implantés dans le substrat pour former des caissons p, et des zones d'arrêt de canal p' et des atomes de phosphore sont implantés dans les caissons p pour former des dispositifs à canal n.
8. Le procédé de l'une quelconque des revendications précédentes, dans lequel des atomes de phosphore sont implantés dans le substrat pour former des caissons n, et des zones d'arrêt de canal n+ et des atomes de bore sont implantés dans les caissons n pour former des dispositifs à canal p.
9. Le procédé de l'une quelconque des revendications précédentes, dans lequel les ions sont implantés dans des conditions telles que la distribution d'atomes présente un maximum dans le substrat juste au-dessous de la couche d'oxyde.
10. Le procédé de l'une quelconque des revendications précédentes, dans lequel on forme la couche de métal en lui donnant une épaisseur qui est une fonction inverse de sa densité.
11. Le procédé de la revendication 10, dans lequel la couche de métal comprend environ 500 nm d'aluminium ou environ 250 nm d'or.
EP82304479A 1981-08-31 1982-08-25 Dispositifs de type CMOS comprenant des régions d'arrêt de canal auto-alignées Expired EP0074215B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US297903 1981-08-31
US06/297,903 US4411058A (en) 1981-08-31 1981-08-31 Process for fabricating CMOS devices with self-aligned channel stops

Publications (3)

Publication Number Publication Date
EP0074215A2 EP0074215A2 (fr) 1983-03-16
EP0074215A3 EP0074215A3 (en) 1984-12-27
EP0074215B1 true EP0074215B1 (fr) 1988-03-02

Family

ID=23148206

Family Applications (1)

Application Number Title Priority Date Filing Date
EP82304479A Expired EP0074215B1 (fr) 1981-08-31 1982-08-25 Dispositifs de type CMOS comprenant des régions d'arrêt de canal auto-alignées

Country Status (4)

Country Link
US (1) US4411058A (fr)
EP (1) EP0074215B1 (fr)
JP (1) JPH0691201B2 (fr)
DE (1) DE3278184D1 (fr)

Families Citing this family (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4399605A (en) * 1982-02-26 1983-08-23 International Business Machines Corporation Method of making dense complementary transistors
US4471523A (en) * 1983-05-02 1984-09-18 International Business Machines Corporation Self-aligned field implant for oxide-isolated CMOS FET
US4710477A (en) * 1983-09-12 1987-12-01 Hughes Aircraft Company Method for forming latch-up immune, multiple retrograde well high density CMOS FET
US4570331A (en) * 1984-01-26 1986-02-18 Inmos Corporation Thick oxide field-shield CMOS process
US4535532A (en) * 1984-04-09 1985-08-20 At&T Bell Laboratories Integrated circuit contact technique
EP0164737B1 (fr) * 1984-06-15 1991-09-18 Harris Corporation Procédé de fabrication de régions auto-alignées dans un substrat
US4599789A (en) * 1984-06-15 1986-07-15 Harris Corporation Process of making twin well VLSI CMOS
US4578859A (en) * 1984-08-22 1986-04-01 Harris Corporation Implant mask reversal process
US4696092A (en) * 1984-07-02 1987-09-29 Texas Instruments Incorporated Method of making field-plate isolated CMOS devices
US4600445A (en) * 1984-09-14 1986-07-15 International Business Machines Corporation Process for making self aligned field isolation regions in a semiconductor substrate
US4558508A (en) * 1984-10-15 1985-12-17 International Business Machines Corporation Process of making dual well CMOS semiconductor structure with aligned field-dopings using single masking step
JPS6197859A (ja) * 1984-10-18 1986-05-16 Matsushita Electronics Corp 相補型ｍｏｓ集積回路の製造方法
US4584027A (en) * 1984-11-07 1986-04-22 Ncr Corporation Twin well single mask CMOS process
US4578128A (en) * 1984-12-03 1986-03-25 Ncr Corporation Process for forming retrograde dopant distributions utilizing simultaneous outdiffusion of dopants
US4604790A (en) * 1985-04-01 1986-08-12 Advanced Micro Devices, Inc. Method of fabricating integrated circuit structure having CMOS and bipolar devices
NL8501992A (nl) * 1985-07-11 1987-02-02 Philips Nv Werkwijze voor het vervaardigen van een halfgeleiderinrichting.
WO1987005443A1 (fr) * 1986-03-04 1987-09-11 Motorola, Inc. Profil de dopage eleve/faible pour procede a deux puits
US4889825A (en) * 1986-03-04 1989-12-26 Motorola, Inc. High/low doping profile for twin well process
US4707455A (en) * 1986-11-26 1987-11-17 General Electric Company Method of fabricating a twin tub CMOS device
US5292671A (en) * 1987-10-08 1994-03-08 Matsushita Electric Industrial, Co., Ltd. Method of manufacture for semiconductor device by forming deep and shallow regions
NL8802219A (nl) * 1988-09-09 1990-04-02 Philips Nv Werkwijze voor het vervaardigen van een halfgeleiderinrichting met een siliciumlichaam waarin door ionenimplantaties halfgeleidergebieden worden gevormd.
JPH0824171B2 (ja) * 1990-05-02 1996-03-06 三菱電機株式会社 半導体記憶装置およびその製造方法
KR920008951A (ko) * 1990-10-05 1992-05-28 김광호 더블도우프된 채널스톱층을 가지는 반도체장치 및 그 제조방법
EP0723571B1 (fr) * 1993-10-12 1998-12-02 H.B. Fuller Licensing & Financing, Inc. Adhesif thermofusible polystyrene-ethylene/butylene-polyester
US5863977A (en) * 1993-10-12 1999-01-26 H. B. Fuller Licensing & Financing, Inc. High molecular weight S-EB-S hot melt adhesive
US5619053A (en) * 1995-05-31 1997-04-08 Mitsubishi Denki Kabushiki Kaisha Semiconductor device having an SOI structure
US5956583A (en) * 1997-06-30 1999-09-21 Fuller; Robert T. Method for forming complementary wells and self-aligned trench with a single mask
US6133077A (en) * 1998-01-13 2000-10-17 Lsi Logic Corporation Formation of high-voltage and low-voltage devices on a semiconductor substrate
US6093585A (en) * 1998-05-08 2000-07-25 Lsi Logic Corporation High voltage tolerant thin film transistor
US6323103B1 (en) 1998-10-20 2001-11-27 Siemens Aktiengesellschaft Method for fabricating transistors
US6348736B1 (en) * 1999-10-29 2002-02-19 International Business Machines Corporation In situ formation of protective layer on silsesquioxane dielectric for dual damascene process
US7825488B2 (en) 2006-05-31 2010-11-02 Advanced Analogic Technologies, Inc. Isolation structures for integrated circuits and modular methods of forming the same
US7719054B2 (en) * 2006-05-31 2010-05-18 Advanced Analogic Technologies, Inc. High-voltage lateral DMOS device
US6855985B2 (en) * 2002-09-29 2005-02-15 Advanced Analogic Technologies, Inc. Modular bipolar-CMOS-DMOS analog integrated circuit & power transistor technology
US6764890B1 (en) * 2003-01-29 2004-07-20 Cypress Semiconductor Corporation Method of adjusting the threshold voltage of a mosfet
KR100685926B1 (ko) * 2003-06-11 2007-02-23 엘지.필립스 엘시디 주식회사 액정표시장치 및 이의 제조방법
US7087476B2 (en) * 2004-07-28 2006-08-08 Intel Corporation Using different gate dielectrics with NMOS and PMOS transistors of a complementary metal oxide semiconductor integrated circuit
US8497167B1 (en) * 2007-01-17 2013-07-30 National Semiconductor Corporation EDS protection diode with pwell-nwell resurf

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3892609A (en) * 1971-10-07 1975-07-01 Hughes Aircraft Co Production of mis integrated devices with high inversion voltage to threshold voltage ratios
US3983620A (en) * 1975-05-08 1976-10-05 National Semiconductor Corporation Self-aligned CMOS process for bulk silicon and insulating substrate device
JPS5270779A (en) * 1975-12-09 1977-06-13 Fujitsu Ltd Manufacture of complementary-type integrated circuit
JPS5286083A (en) * 1976-01-12 1977-07-16 Hitachi Ltd Production of complimentary isolation gate field effect transistor
US4013484A (en) * 1976-02-25 1977-03-22 Intel Corporation High density CMOS process
US4046606A (en) * 1976-05-10 1977-09-06 Rca Corporation Simultaneous location of areas having different conductivities
JPS52143782A (en) * 1976-05-26 1977-11-30 Hitachi Ltd Construction of complementary mis-ic and its production
JPS5413779A (en) * 1977-07-04 1979-02-01 Toshiba Corp Semiconductor integrated circuit device
US4224733A (en) * 1977-10-11 1980-09-30 Fujitsu Limited Ion implantation method
GB2024504B (en) * 1978-06-29 1982-10-20 Philips Electronic Associated Manufacture of integrated circuits
JPS5529116A (en) * 1978-08-23 1980-03-01 Hitachi Ltd Manufacture of complementary misic
IT1166587B (it) * 1979-01-22 1987-05-05 Ates Componenti Elettron Processo per la fabbricazione di transistori mos complementari ad alta integrazione per tensioni elevate
US4306916A (en) * 1979-09-20 1981-12-22 American Microsystems, Inc. CMOS P-Well selective implant method
JPS5691461A (en) * 1979-12-25 1981-07-24 Fujitsu Ltd Manufacturing of complementary mos integrated circuit
US4315781A (en) * 1980-04-23 1982-02-16 Hughes Aircraft Company Method of controlling MOSFET threshold voltage with self-aligned channel stop

Also Published As

Publication number Publication date
JPH0691201B2 (ja) 1994-11-14
EP0074215A2 (fr) 1983-03-16
JPS5878453A (ja) 1983-05-12
EP0074215A3 (en) 1984-12-27
US4411058A (en) 1983-10-25
DE3278184D1 (en) 1988-04-07

Similar Documents

Publication Publication Date Title
EP0074215B1 (fr) Dispositifs de type CMOS comprenant des régions d'arrêt de canal auto-alignées
US6492693B2 (en) Low voltage high performance semiconductor devices and methods
US4752589A (en) Process for the production of bipolar transistors and complementary MOS transistors on a common silicon substrate
US4013484A (en) High density CMOS process
EP0749165B1 (fr) Transitor à couche mince sur un substrat semi-conducteur isolé et méthode de fabrication
US5371024A (en) Semiconductor device and process for manufacturing the same
KR100392901B1 (ko) 비대칭약간도프된드레인(lcd)mos소자의제조방법
US4946799A (en) Process for making high performance silicon-on-insulator transistor with body node to source node connection
US4899202A (en) High performance silicon-on-insulator transistor with body node to source node connection
US6255152B1 (en) Method of fabricating CMOS using Si-B layer to form source/drain extension junction
US4244752A (en) Single mask method of fabricating complementary integrated circuits
US5294822A (en) Polycide local interconnect method and structure
US4637124A (en) Process for fabricating semiconductor integrated circuit device
US4849364A (en) Semiconductor devices
EP0166167B1 (fr) Procédé pour fabriquer un dispositif à semi-conducteur comportant des MISFETs à canal-n et à canal-p
WO1981000931A1 (fr) Procede d'implantation selective d'un puits du type p dans un dispositif cmos et dispositif fabrique selon ce procede
EP0139019A1 (fr) Dispositif semiconducteur et son procede de fabrication
US6879006B2 (en) MOS transistor and method for fabricating the same
US4505026A (en) CMOS Process for fabricating integrated circuits, particularly dynamic memory cells
JPS6152577B2 (fr)
US4471523A (en) Self-aligned field implant for oxide-isolated CMOS FET
US6083795A (en) Large angle channel threshold implant for improving reverse narrow width effect
US5612243A (en) Polycide local interconnect method and structure
US6218253B1 (en) Method of manufacturing a bipolar transistor by using only two mask layers
JPH0738095A (ja) 半導体装置及びその製造方法

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): DE FR GB NL

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Designated state(s): DE FR GB NL

17P Request for examination filed

Effective date: 19850517

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: HUGHES AIRCRAFT COMPANY

17Q First examination report despatched

Effective date: 19860905

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB NL

REF Corresponds to:

Ref document number: 3278184

Country of ref document: DE

Date of ref document: 19880407

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19940711

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19940715

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19940720

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 19940831

Year of fee payment: 13

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Effective date: 19950825

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Effective date: 19960301

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 19950825

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Effective date: 19960430

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee

Effective date: 19960301

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Effective date: 19960501

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST