DE7123990U - Halbleiterbauelement - Google Patents
HalbleiterbauelementInfo
- Publication number
- DE7123990U DE7123990U DE19717123990U DE7123990U DE7123990U DE 7123990 U DE7123990 U DE 7123990U DE 19717123990 U DE19717123990 U DE 19717123990U DE 7123990 U DE7123990 U DE 7123990U DE 7123990 U DE7123990 U DE 7123990U
- Authority
- DE
- Germany
- Prior art keywords
- doped
- glass layer
- diffusion
- silicon dioxide
- glass
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
- H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
- H01L21/02211—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
- H01L21/225—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
- H01L21/2251—Diffusion into or out of group IV semiconductors
- H01L21/2254—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides
- H01L21/2255—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides the applied layer comprising oxides only, e.g. P2O5, PSG, H3BO3, doped oxides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/02129—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being boron or phosphorus doped silicon oxides, e.g. BPSG, BSG or PSG
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/043—Dual dielectric
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Formation Of Insulating Films (AREA)
- Thin Film Transistor (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US4907370A | 1970-06-23 | 1970-06-23 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE7123990U true DE7123990U (de) | 1972-04-06 |
Family
ID=21957917
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE19717123990U Expired DE7123990U (de) | 1970-06-23 | 1971-06-22 | Halbleiterbauelement |
| DE19712130928 Withdrawn DE2130928A1 (de) | 1970-06-23 | 1971-06-22 | Halbleiterbauelement und Verfahren zu seiner Herstellung |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE19712130928 Withdrawn DE2130928A1 (de) | 1970-06-23 | 1971-06-22 | Halbleiterbauelement und Verfahren zu seiner Herstellung |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US3764411A (enrdf_load_stackoverflow) |
| JP (1) | JPS5125311B1 (enrdf_load_stackoverflow) |
| DE (2) | DE7123990U (enrdf_load_stackoverflow) |
| FR (1) | FR2096436B1 (enrdf_load_stackoverflow) |
| GB (1) | GB1345231A (enrdf_load_stackoverflow) |
| NL (1) | NL7108512A (enrdf_load_stackoverflow) |
| SE (1) | SE388312B (enrdf_load_stackoverflow) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2130793B (en) * | 1982-11-22 | 1986-09-03 | Gen Electric Co Plc | Forming a doped region in a semiconductor body |
| US4851370A (en) * | 1987-12-28 | 1989-07-25 | American Telephone And Telegraph Company, At&T Bell Laboratories | Fabricating a semiconductor device with low defect density oxide |
| US5273934A (en) * | 1991-06-19 | 1993-12-28 | Siemens Aktiengesellschaft | Method for producing a doped region in a substrate |
| JPH0851103A (ja) * | 1994-08-08 | 1996-02-20 | Fuji Electric Co Ltd | 薄膜の生成方法 |
| TW304293B (en) * | 1996-11-18 | 1997-05-01 | United Microelectronics Corp | Manufacturing method for shallow trench isolation |
| DE102017117306A1 (de) | 2017-07-31 | 2019-01-31 | Infineon Technologies Ag | Verfahren zum Herstellen einer Leistungshalbleitervorrichtung mit einer reduzierten Sauerstoffkonzentration |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR1400895A (fr) * | 1963-08-12 | 1965-05-28 | Siemens Ag | Procédé pour fabriquer des composants à semi-conducteurs |
| US3566517A (en) * | 1967-10-13 | 1971-03-02 | Gen Electric | Self-registered ig-fet devices and method of making same |
-
1970
- 1970-06-23 US US00049073A patent/US3764411A/en not_active Expired - Lifetime
-
1971
- 1971-05-07 SE SE7105973A patent/SE388312B/xx unknown
- 1971-06-15 GB GB2795171A patent/GB1345231A/en not_active Expired
- 1971-06-21 NL NL7108512A patent/NL7108512A/xx not_active Application Discontinuation
- 1971-06-22 DE DE19717123990U patent/DE7123990U/de not_active Expired
- 1971-06-22 FR FR7122713A patent/FR2096436B1/fr not_active Expired
- 1971-06-22 DE DE19712130928 patent/DE2130928A1/de not_active Withdrawn
- 1971-06-23 JP JP46044920A patent/JPS5125311B1/ja active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5125311B1 (enrdf_load_stackoverflow) | 1976-07-30 |
| FR2096436A1 (enrdf_load_stackoverflow) | 1972-02-18 |
| GB1345231A (en) | 1974-01-30 |
| FR2096436B1 (enrdf_load_stackoverflow) | 1977-03-18 |
| SE388312B (sv) | 1976-09-27 |
| US3764411A (en) | 1973-10-09 |
| NL7108512A (enrdf_load_stackoverflow) | 1971-12-27 |
| DE2130928A1 (de) | 1971-12-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE3587238T2 (de) | Planarisierungsverfahren fuer halbleiter und nach diesem verfahren hergestellte strukturen. | |
| DE1544329A1 (de) | Verfahren zur Herstellung epitaxialer Schichten bestimmter Form | |
| DE19611043B4 (de) | Verfahren zum Herstellen eines Siliciumwafers, Verfahren zum Bilden eines Siliciumwafers und Verfahren zur Herstellung eines Halbleiterbauelements | |
| DE3222805A1 (de) | Verfahren zur herstellung einer mos-schaltung in integrierter schaltungstechnik auf einem siliziumsubstrat | |
| DE2534158A1 (de) | Halbleiteraufbau und verfahren zu seiner herstellung | |
| DE2654063A1 (de) | Verfahren zum herstellen eines bandes aus polykristallinem halbleitermaterial | |
| DE2704626A1 (de) | Verfahren zur bildung einer verbindungszone in einem siliziumsubstrat bei der herstellung von n-kanal siliziumgate-bauelementen in integrierter mos-technologie | |
| DE1444496A1 (de) | Epitaxialer Wachstumsprozess | |
| DE2225374A1 (de) | Halbleitervorrichtung und verfahren zu ihrer herstellung | |
| DE3131746A1 (de) | "verfahren zur herstellung einer halbleitereinheit" | |
| DE7123990U (de) | Halbleiterbauelement | |
| DE112022002263T5 (de) | Vorrichtung zur herstellung von stickstoff-dotiertem monokristallinem silizium und verfahren zur herstellung desselben | |
| DE2211709A1 (de) | Verfahren zur Herstellung von Halbleitereinrichtungen | |
| DE3007500A1 (de) | Verfahren zum passivieren eines integrierten schaltkreises | |
| DE3540452A1 (de) | Verfahren zur herstellung eines duennschichttransistors | |
| DE3033535A1 (de) | Halbleitervorrichtung und verfahren zu ihrer herstellung | |
| DE2100292A1 (de) | Halbleiteranordnung mit relativ kleinen geometrischen Abmessungen und Verfahren zur Herstellung derselben | |
| DE2038875A1 (de) | Verfahren zur Herstellung gewachsener Mischkristalle | |
| DE2041439A1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung | |
| DE2219696B2 (de) | Verfahren zum Herstellen einer monolithisch integrierten Halbleiteranordnung | |
| DE69304130T2 (de) | Verfahren zur Abscheidung eines ohmischen Kontaktes auf einer ZnSe-Schicht | |
| DE2430859C3 (de) | Verfahren zum Herstellen einer oxydierten, bordotierten Siliciumschicht auf einem Substrat | |
| DE1444538A1 (de) | Verfahren zum Herstellen von Halbleiterbauelementen | |
| DE19847641A1 (de) | Halbleitervorrichtung und zugehöriges Herstellungsverfahren | |
| DE19652070C2 (de) | Gateelektrode und Verfahren zu deren Herstellung |