DE69829929D1 - Iddq-prüfbare programmierbare logikmatrizen und verfahren zur prüfung solcher schaltkreise - Google Patents

Iddq-prüfbare programmierbare logikmatrizen und verfahren zur prüfung solcher schaltkreise

Info

Publication number
DE69829929D1
DE69829929D1 DE69829929T DE69829929T DE69829929D1 DE 69829929 D1 DE69829929 D1 DE 69829929D1 DE 69829929 T DE69829929 T DE 69829929T DE 69829929 T DE69829929 T DE 69829929T DE 69829929 D1 DE69829929 D1 DE 69829929D1
Authority
DE
Germany
Prior art keywords
iddq
testing
circuits
programmable logic
logic matrices
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69829929T
Other languages
English (en)
Other versions
DE69829929T2 (de
Inventor
Manoj Sachdev
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Priority claimed from PCT/IB1998/000248 external-priority patent/WO1998043361A2/en
Application granted granted Critical
Publication of DE69829929D1 publication Critical patent/DE69829929D1/de
Publication of DE69829929T2 publication Critical patent/DE69829929T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. by varying supply voltage
    • G01R31/3004—Current or voltage test
    • G01R31/3008—Quiescent current [IDDQ] test or leakage current test
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. by varying supply voltage
    • G01R31/3004—Current or voltage test
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318516—Test of programmable logic devices [PLDs]

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
DE69829929T 1997-03-21 1998-02-27 Iddq-prüfbare programmierbare logikmatrizen und verfahren zur prüfung solcher schaltkreise Expired - Lifetime DE69829929T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP97200847 1997-03-21
EP97200847 1997-03-21
PCT/IB1998/000248 WO1998043361A2 (en) 1997-03-21 1998-02-27 Iddq testable programmable logic array and a method for testing such a circuit

Publications (2)

Publication Number Publication Date
DE69829929D1 true DE69829929D1 (de) 2005-06-02
DE69829929T2 DE69829929T2 (de) 2006-03-09

Family

ID=8228131

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69829929T Expired - Lifetime DE69829929T2 (de) 1997-03-21 1998-02-27 Iddq-prüfbare programmierbare logikmatrizen und verfahren zur prüfung solcher schaltkreise

Country Status (4)

Country Link
US (1) US6127838A (de)
JP (1) JP2000511002A (de)
DE (1) DE69829929T2 (de)
TW (1) TW384474B (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6762618B1 (en) * 2002-10-11 2004-07-13 Lattice Semiconductor Corporation Verify scheme for a multi-level routing structure
US7352170B2 (en) * 2006-06-13 2008-04-01 International Business Machines Corporation Exhaustive diagnosis of bridging defects in an integrated circuit including multiple nodes using test vectors and IDDQ measurements
US7541832B1 (en) * 2007-04-30 2009-06-02 Arizona Board Of Regents For And On Behalf Of Arizona State University Low power, race free programmable logic arrays
US8044676B2 (en) * 2008-06-11 2011-10-25 Infineon Technologies Ag IDDQ testing
US8476917B2 (en) * 2010-01-29 2013-07-02 Freescale Semiconductor, Inc. Quiescent current (IDDQ) indication and testing apparatus and methods

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4212026A (en) * 1977-06-24 1980-07-08 International Business Machines Corporation Merged array PLA device, circuit, fabrication method and testing technique
GB2049958B (en) * 1979-03-15 1983-11-30 Nippon Electric Co Integrated logic circuit adapted to performance tests
DE3135368A1 (de) * 1981-09-07 1983-03-31 Siemens AG, 1000 Berlin und 8000 München Verfahren und anordnung zur funktionspruefung einer programmierbare logikanordnung
US4768196A (en) * 1986-10-28 1988-08-30 Silc Technologies, Inc. Programmable logic array
JPH01109921A (ja) * 1987-10-23 1989-04-26 Ricoh Co Ltd プログラマブルロジックアレイ
JP2575899B2 (ja) * 1989-10-26 1997-01-29 株式会社東芝 プリチャージ式論理回路
JP3129761B2 (ja) * 1991-05-02 2001-01-31 株式会社東芝 Ｐｌａのテスト容易化回路

Also Published As

Publication number Publication date
US6127838A (en) 2000-10-03
DE69829929T2 (de) 2006-03-09
TW384474B (en) 2000-03-11
JP2000511002A (ja) 2000-08-22

Similar Documents

Publication Publication Date Title
DE69904320D1 (de) On-chip schaltung und verfahren zur speicherschaltungs-prüfung
DE69905750D1 (de) Einrichtung und verfahren zum kalibrieren von laufzeitunterschieden
DE69841760D1 (de) Verfahren und Verarbeitungsvorrichtung zur programmierbaren Verschlüsselung
DE69812122D1 (de) Verfahren und schaltung zur kalibrierung paralleller analog-digital-wandler
DE69726668D1 (de) Verfahren und Vorrichtung zur Prüfung einer Speicherschaltung in einer Halbleitereinrichtung
DE69822687D1 (de) Vorrichtung und Verfahren zur Zusammenfassung
DE69327389D1 (de) Verfahren zum Prüfen von Entwürfen für programmierbare Logikschaltungen
DE69739589D1 (de) Verfahren und Schaltung zur Rahmensynchronisierung
DE69827048D1 (de) Gerät und Verfahren zur Musterextraktion
DE69942007D1 (de) System und verfahren zum identifizieren von endlichen automaten und überprüfung des schaltkreisdesigns
DE69925155D1 (de) Verfahren und gerät zur klassifikation
DE69735985D1 (de) Verfahren und Vorrichtung zur Inspektion hochpräziser Muster
DE69911364D1 (de) Verfahren und Vorrichtung zur Parallelredundanz bei Halbleiterspeichern
DE69819366D1 (de) Verfahren und vorrichtung zur verflüssigung
DE69736257D1 (de) Schaltung und Verfahren zur Produktsummenberechnung
DE69717216D1 (de) Schaltplatinenprüfvorrichtung und Verfahren dafür
DE69807021D1 (de) Verfahren und Geraet zur Implementierung von mehrfachen Ruecksprungstellen
DE69720157D1 (de) System und Verfahren zur Prüfung elektronischer Geräte
DE69821829D1 (de) Verfahren und Schaltung zur automatischen Frequenzregelung
DE69830967D1 (de) Verfahren und System zur Prüfung einer integrierten Schaltung
DE69923508D1 (de) Schaltung und verfahren zur konturkorrektur
DE69724737D1 (de) Verfahren und Vorrichtung zur Prüfung von Speicherschaltungen
DE69828098D1 (de) Bezugspunktvorrichtung und Verfahren zur Inspektion der Ausrichtung
DE59905612D1 (de) Integrierte Schaltung und Verfahren zu ihrer Prüfung
DE59808510D1 (de) Verfahren und Schaltungsanordnung zur Prüfung von Münzen

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Representative=s name: EISENFUEHR, SPEISER & PARTNER, 10178 BERLIN

8327 Change in the person/name/address of the patent owner

Owner name: NXP B.V., EINDHOVEN, NL