DE69706271T2 - Integrierter Rechner mit Befehlsverfolgung - Google Patents
Integrierter Rechner mit BefehlsverfolgungInfo
- Publication number
- DE69706271T2 DE69706271T2 DE69706271T DE69706271T DE69706271T2 DE 69706271 T2 DE69706271 T2 DE 69706271T2 DE 69706271 T DE69706271 T DE 69706271T DE 69706271 T DE69706271 T DE 69706271T DE 69706271 T2 DE69706271 T2 DE 69706271T2
- Authority
- DE
- Germany
- Prior art keywords
- memory
- data
- monitoring
- instruction
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Prevention of errors by analysis, debugging or testing of software
- G06F11/362—Debugging of software
- G06F11/3636—Debugging of software by tracing the execution of the program
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Prevention of errors by analysis, debugging or testing of software
- G06F11/362—Debugging of software
- G06F11/3648—Debugging of software using additional hardware
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Debugging And Monitoring (AREA)
- Microcomputers (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GBGB9626367.8A GB9626367D0 (en) | 1996-12-19 | 1996-12-19 | Providing an instruction trace |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE69706271D1 DE69706271D1 (de) | 2001-09-27 |
| DE69706271T2 true DE69706271T2 (de) | 2002-05-23 |
Family
ID=10804688
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE69706271T Expired - Lifetime DE69706271T2 (de) | 1996-12-19 | 1997-12-12 | Integrierter Rechner mit Befehlsverfolgung |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US6279103B1 (enExample) |
| EP (1) | EP0849670B1 (enExample) |
| JP (1) | JPH10240572A (enExample) |
| DE (1) | DE69706271T2 (enExample) |
| GB (1) | GB9626367D0 (enExample) |
Families Citing this family (39)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7308629B2 (en) * | 2004-12-07 | 2007-12-11 | Texas Instruments Incorporated | Addressable tap domain selection circuit with TDI/TDO external terminal |
| US6148381A (en) * | 1997-04-08 | 2000-11-14 | Advanced Micro Devices, Inc. | Single-port trace buffer architecture with overflow reduction |
| US6094729A (en) * | 1997-04-08 | 2000-07-25 | Advanced Micro Devices, Inc. | Debug interface including a compact trace record storage |
| US6142683A (en) * | 1997-04-08 | 2000-11-07 | Advanced Micro Devices, Inc. | Debug interface including data steering between a processor, an input/output port, and a trace logic |
| US6009270A (en) * | 1997-04-08 | 1999-12-28 | Advanced Micro Devices, Inc. | Trace synchronization in a processor |
| US6154856A (en) * | 1997-04-08 | 2000-11-28 | Advanced Micro Devices, Inc. | Debug interface including state machines for timing synchronization and communication |
| US6314530B1 (en) | 1997-04-08 | 2001-11-06 | Advanced Micro Devices, Inc. | Processor having a trace access instruction to access on-chip trace memory |
| US6185732B1 (en) | 1997-04-08 | 2001-02-06 | Advanced Micro Devices, Inc. | Software debug port for a microprocessor |
| US5978902A (en) * | 1997-04-08 | 1999-11-02 | Advanced Micro Devices, Inc. | Debug interface including operating system access of a serial/parallel debug port |
| US6189140B1 (en) | 1997-04-08 | 2001-02-13 | Advanced Micro Devices, Inc. | Debug interface including logic generating handshake signals between a processor, an input/output port, and a trace logic |
| US6167536A (en) * | 1997-04-08 | 2000-12-26 | Advanced Micro Devices, Inc. | Trace cache for a microprocessor-based device |
| US6041406A (en) * | 1997-04-08 | 2000-03-21 | Advanced Micro Devices, Inc. | Parallel and serial debug port on a processor |
| US6154857A (en) * | 1997-04-08 | 2000-11-28 | Advanced Micro Devices, Inc. | Microprocessor-based device incorporating a cache for capturing software performance profiling data |
| US6175914B1 (en) | 1997-12-17 | 2001-01-16 | Advanced Micro Devices, Inc. | Processor including a combined parallel debug and trace port and a serial port |
| US6378093B1 (en) * | 1998-02-10 | 2002-04-23 | Texas Instruments Incorporated | Controller for scan distributor and controller architecture |
| US6145100A (en) * | 1998-03-04 | 2000-11-07 | Advanced Micro Devices, Inc. | Debug interface including timing synchronization logic |
| US6145123A (en) * | 1998-07-01 | 2000-11-07 | Advanced Micro Devices, Inc. | Trace on/off with breakpoint register |
| US6567932B2 (en) * | 1999-10-01 | 2003-05-20 | Stmicroelectronics Limited | System and method for communicating with an integrated circuit |
| US7802077B1 (en) * | 2000-06-30 | 2010-09-21 | Intel Corporation | Trace indexing via trace end addresses |
| US7757065B1 (en) | 2000-11-09 | 2010-07-13 | Intel Corporation | Instruction segment recording scheme |
| US6950903B2 (en) * | 2001-06-28 | 2005-09-27 | Intel Corporation | Power reduction for processor front-end by caching decoded instructions |
| US7062607B2 (en) * | 2001-09-24 | 2006-06-13 | Intel Corporation | Filtering basic instruction segments in a processor front-end for power conservation |
| EP1302857A3 (en) * | 2001-10-09 | 2004-04-21 | Texas Instruments Incorporated | Apparatus and method for an on-board trace recorder unit |
| US7197671B2 (en) | 2002-06-07 | 2007-03-27 | Arm Limited | Generation of trace elements within a data processing apparatus |
| GB2389432B (en) * | 2002-06-07 | 2005-09-07 | Advanced Risc Mach Ltd | Instruction tracing in data processing systems |
| GB2389931B (en) * | 2002-06-07 | 2005-12-14 | Advanced Risc Mach Ltd | Generation of trace elements within a data processing apparatus |
| JP2004102331A (ja) * | 2002-09-04 | 2004-04-02 | Renesas Technology Corp | 半導体装置 |
| US8374841B2 (en) * | 2002-11-22 | 2013-02-12 | Texas Instruments Incorporated | Precise detection of triggers and trigger ordering for asynchronous events |
| TWI282057B (en) * | 2003-05-09 | 2007-06-01 | Icp Electronics Inc | System bus controller and the method thereof |
| US7149926B2 (en) * | 2003-05-22 | 2006-12-12 | Infineon Technologies Ag | Configurable real-time trace port for embedded processors |
| US7363600B1 (en) * | 2003-10-21 | 2008-04-22 | Xilinx, Inc. | Method of simulating bidirectional signals in a modeling system |
| US7451357B2 (en) * | 2004-11-18 | 2008-11-11 | International Business Machines Corporation | Apparatus and system for adjusting trace data granularity |
| US7395454B1 (en) * | 2005-01-04 | 2008-07-01 | Marvell Israel (Misl) Ltd. | Integrated circuit with integrated debugging mechanism for standard interface |
| WO2007021732A2 (en) * | 2005-08-09 | 2007-02-22 | Texas Instruments Incorporated | Selectable jtag or trace access with data store and output |
| US7865776B2 (en) * | 2007-10-25 | 2011-01-04 | International Business Machines Corporation | Adaptive prevention of data loss during continuous event tracing with limited buffer size |
| US10275242B2 (en) | 2012-03-30 | 2019-04-30 | Intel Corporation | System and method for real time instruction tracing |
| US11314623B2 (en) * | 2019-01-23 | 2022-04-26 | Red Hat, Inc. | Software tracing in a multitenant environment |
| CN111045906A (zh) * | 2019-11-21 | 2020-04-21 | 中国航空工业集团公司西安航空计算技术研究所 | 一种基于有限状态机的统一架构gpu性能采样与存储方法 |
| US12367047B2 (en) * | 2022-12-13 | 2025-07-22 | SiFive, Inc. | Debug trace circuitry configured to generate a record including an address pair and a counter value |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3673573A (en) * | 1970-09-11 | 1972-06-27 | Rca Corp | Computer with program tracing facility |
| US4231087A (en) * | 1978-10-18 | 1980-10-28 | Bell Telephone Laboratories, Incorporated | Microprocessor support system |
| JPH04328646A (ja) * | 1991-04-26 | 1992-11-17 | Nec Corp | 障害情報の採取方式 |
| US5321828A (en) * | 1991-06-07 | 1994-06-14 | Step Engineering | High speed microcomputer in-circuit emulator |
| EP0636976B1 (en) * | 1993-07-28 | 1998-12-30 | Koninklijke Philips Electronics N.V. | Microcontroller provided with hardware for supporting debugging as based on boundary scan standard-type extensions |
| US5446876A (en) * | 1994-04-15 | 1995-08-29 | International Business Machines Corporation | Hardware mechanism for instruction/data address tracing |
| FR2721725B1 (fr) * | 1994-06-23 | 1996-09-20 | Matra Marconi Space France | Module de test pour analyser l'exécution d'un programme par une carte à microprocesseur. |
| JP2752592B2 (ja) * | 1994-12-28 | 1998-05-18 | 日本ヒューレット・パッカード株式会社 | マイクロプロセッサ、マイクロプロセッサ−デバッグツール間信号伝送方法及びトレース方法 |
-
1996
- 1996-12-19 GB GBGB9626367.8A patent/GB9626367D0/en active Pending
-
1997
- 1997-12-12 DE DE69706271T patent/DE69706271T2/de not_active Expired - Lifetime
- 1997-12-12 EP EP97310080A patent/EP0849670B1/en not_active Expired - Lifetime
- 1997-12-19 JP JP9349884A patent/JPH10240572A/ja active Pending
- 1997-12-19 US US08/994,358 patent/US6279103B1/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| EP0849670A1 (en) | 1998-06-24 |
| JPH10240572A (ja) | 1998-09-11 |
| US6279103B1 (en) | 2001-08-21 |
| GB9626367D0 (en) | 1997-02-05 |
| DE69706271D1 (de) | 2001-09-27 |
| EP0849670B1 (en) | 2001-08-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69706271T2 (de) | Integrierter Rechner mit Befehlsverfolgung | |
| DE69713856T2 (de) | Integrierte Halbleiterspeicheranordnung und Kommunikationsverfahren dafür | |
| DE69708255T2 (de) | Diagnosesystem und Verfahren bei einer integrierten Schaltung | |
| DE69705813T2 (de) | Diagnosesystem und Verfahren bei einer integrierten Halbleiterschaltung | |
| DE69415600T2 (de) | Mikrokontroller mit hardwaremässiger Fehlerbeseitigungsunterstützung nach dem Boundary-Scanverfahren | |
| DE69802977T2 (de) | Steuervorrichtung einer Auslösesignalreihenfolge | |
| DE69737732T2 (de) | Nachrichtenübertragungsverfahren für eine Testzugriffsportsteuerungsvorrichtung (TAP) | |
| DE69715345T2 (de) | Eine integrierte Schaltung mit einer TAP (Testzugriffport) Steuerungsvorrichtung | |
| DE69523549T2 (de) | Mikroprozessor mit Fehlersuchsystem | |
| DE69622112T2 (de) | Auf-Chip-Schnittstelle zur Fehlerbeseitigung | |
| DE69728244T2 (de) | Verfahren und Vorrichtung für die Fehlerbeseitigungsunterstützung eines Pipeline-Mikroprozessors | |
| DE4313594C2 (de) | Mikroprozessor | |
| DE69801156T2 (de) | Mikroprozessorbetriebene anordnung mit cache-speicher zum aufnehmen von software-leistungsprofildaten | |
| DE69801220T2 (de) | Fehlersuchschnittstelle mit kompaktem ablaufdatenspeicher | |
| DE69225750T2 (de) | Datenverarbeitungssystem mit internem Befehlspufferspeicher | |
| DE3750236T2 (de) | Gerät zur In-line-Abfragesteuerung für Datenprozessorprüfung. | |
| DE69830718T2 (de) | Ablaufdaten-cachespeicher fuer mikroprozessorbasierte anordung | |
| DE69834892T2 (de) | Eingebetteter Logikanalysator | |
| DE69728632T2 (de) | Einzelne Schrittausführung von Prozessor- und Teilsystempipelines während der Fehlersuche in einem Datenverarbeitungssystem | |
| EP1449083B1 (de) | Verfahren zum debuggen rekonfigurierbarer architekturen | |
| DE69714379T2 (de) | Integrierte Halbleiterspeicheranordnung und Kommunikationsverfahren dafür | |
| DE112010006087T5 (de) | Architektur zum Testen, zur Validierung und zur Fehlerbereinigung | |
| DE4418892C2 (de) | Mikrocomputer | |
| DE10333817A1 (de) | Emulationsschnittstellensystem | |
| DE19952272A1 (de) | Verfahren und System zum Prüfen von auf eingebetteten Bausteinen basierenden integrierten Systemchip-Schaltungen |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8364 | No opposition during term of opposition |