DE69628168D1 - Schnelle aussteuerbegrenzte hochziehschaltung - Google Patents

Schnelle aussteuerbegrenzte hochziehschaltung

Info

Publication number
DE69628168D1
DE69628168D1 DE69628168T DE69628168T DE69628168D1 DE 69628168 D1 DE69628168 D1 DE 69628168D1 DE 69628168 T DE69628168 T DE 69628168T DE 69628168 T DE69628168 T DE 69628168T DE 69628168 D1 DE69628168 D1 DE 69628168D1
Authority
DE
Germany
Prior art keywords
gear
controlled pull
fast controlled
fast
pull
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69628168T
Other languages
English (en)
Other versions
DE69628168T2 (de
Inventor
A Shenoy
Ted Williams
K Montoye
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of DE69628168D1 publication Critical patent/DE69628168D1/de
Application granted granted Critical
Publication of DE69628168T2 publication Critical patent/DE69628168T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • H03K19/01721—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by means of a pull-up or down element
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/3565—Bistables with hysteresis, e.g. Schmitt trigger

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)
DE69628168T 1995-06-28 1996-06-21 Schnelle aussteuerbegrenzte hochziehschaltung Expired - Lifetime DE69628168T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/496,275 US5619153A (en) 1995-06-28 1995-06-28 Fast swing-limited pullup circuit
PCT/US1996/010480 WO1997001886A1 (en) 1995-06-28 1996-06-21 A fast swing-limited pullup circuit

Publications (2)

Publication Number Publication Date
DE69628168D1 true DE69628168D1 (de) 2003-06-18
DE69628168T2 DE69628168T2 (de) 2003-11-20

Family

ID=23971952

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69628168T Expired - Lifetime DE69628168T2 (de) 1995-06-28 1996-06-21 Schnelle aussteuerbegrenzte hochziehschaltung

Country Status (6)

Country Link
US (1) US5619153A (de)
EP (1) EP0835554B1 (de)
JP (1) JP3583442B2 (de)
KR (1) KR100432482B1 (de)
DE (1) DE69628168T2 (de)
WO (1) WO1997001886A1 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5926039A (en) * 1996-03-22 1999-07-20 Texas Instruments Incorporated Active load for an N channel logic network
JP3840845B2 (ja) * 1999-08-02 2006-11-01 セイコーエプソン株式会社 半導体集積装置

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4542310A (en) * 1983-06-29 1985-09-17 International Business Machines Corporation CMOS bootstrapped pull up circuit
JPS62257747A (ja) * 1986-04-30 1987-11-10 Fujitsu Ltd 半導体集積回路のシユミツト回路
JPH01130616A (ja) * 1987-11-17 1989-05-23 Fujitsu Ltd シュミットトリガ回路
JPH01140494A (ja) * 1987-11-26 1989-06-01 Mitsubishi Electric Corp 半導体記憶装置の出力バッファ回路
US4918341A (en) * 1988-09-23 1990-04-17 Actel Corporaton High speed static single-ended sense amplifier
JP3014164B2 (ja) * 1991-05-15 2000-02-28 沖電気工業株式会社 出力バッファ回路
US5304867A (en) * 1991-12-12 1994-04-19 At&T Bell Laboratories CMOS input buffer with high speed and low power
JP3142018B2 (ja) * 1992-03-12 2001-03-07 日本テキサス・インスツルメンツ株式会社 負荷駆動回路
US5426385A (en) * 1994-06-07 1995-06-20 National Science Council Double positive feedback loop precharge CMOS single-ended sense amplifier
US5450356A (en) * 1994-10-25 1995-09-12 At&T Corp. Programmable pull-up buffer

Also Published As

Publication number Publication date
KR100432482B1 (ko) 2004-09-08
WO1997001886A1 (en) 1997-01-16
US5619153A (en) 1997-04-08
EP0835554A4 (de) 1998-08-19
DE69628168T2 (de) 2003-11-20
JP3583442B2 (ja) 2004-11-04
EP0835554B1 (de) 2003-05-14
KR19990028424A (ko) 1999-04-15
JP2000511365A (ja) 2000-08-29
EP0835554A1 (de) 1998-04-15

Similar Documents

Publication Publication Date Title
DE69616259D1 (de) Gangschaltvorrichtung
DE69618071D1 (de) Futterzusatz
DE69325907D1 (de) Getriebeanordnung
DE69608943D1 (de) Schwenkender Getriebedämpfer
DK0748954T3 (da) Reguleringskoblingsgear
DK0836461T3 (da) Ble
DE59402723D1 (de) Zahnradmaschine
DE69628168D1 (de) Schnelle aussteuerbegrenzte hochziehschaltung
DE59610528D1 (de) Zahnradmaschine
FI98114B (fi) Voimansiirtojärjestelmä
FI964116A (fi) Työväline
DE69410620D1 (de) Futterverschiebungseinrichtung
BR9100599A (pt) Engrenagem autocompensadora
BR9101058A (pt) Mecanismo de engrenagens conicas
KR960030553U (ko) 투호 유희구
DE59302780D1 (de) Reibgetriebe
KR970018598U (ko) 개선된 변속장치
KR960038358U (ko) 기어를 이용한 조절장치
BR9501758A (pt) Peça de engrenagem
UA195U (uk) Зубчата передача
SE9304293D0 (sv) Redskap
SE9401381L (sv) Växel
KR970023467U (ko) 장구의 형상을 변화시킨 보빈
KR970043179U (ko) 기어 구조
KR970018595U (ko) 치차를 이용한 감속장치

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Representative=s name: SEEGER SEEGER LINDNER PARTNERSCHAFT PATENTANWAELTE