DE69601043D1 - Verzögerungsschaltung und Verfahren - Google Patents

Verzögerungsschaltung und Verfahren

Info

Publication number
DE69601043D1
DE69601043D1 DE69601043T DE69601043T DE69601043D1 DE 69601043 D1 DE69601043 D1 DE 69601043D1 DE 69601043 T DE69601043 T DE 69601043T DE 69601043 T DE69601043 T DE 69601043T DE 69601043 D1 DE69601043 D1 DE 69601043D1
Authority
DE
Germany
Prior art keywords
delay circuit
delay
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69601043T
Other languages
English (en)
Other versions
DE69601043T2 (de
Inventor
William A Phillips
Mario Paparo
Piero Capocelli
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics lnc USA
Original Assignee
STMicroelectronics lnc USA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics lnc USA filed Critical STMicroelectronics lnc USA
Publication of DE69601043D1 publication Critical patent/DE69601043D1/de
Application granted granted Critical
Publication of DE69601043T2 publication Critical patent/DE69601043T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/24—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only
    • G05F3/242—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only with compensation for device parameters, e.g. channel width modulation, threshold voltage, processing, or external variations, e.g. temperature, loading, supply voltage

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Pulse Circuits (AREA)
DE1996601043 1995-03-28 1996-03-26 Verzögerungsschaltung und Verfahren Expired - Fee Related DE69601043T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US41155695A 1995-03-28 1995-03-28

Publications (2)

Publication Number Publication Date
DE69601043D1 true DE69601043D1 (de) 1999-01-14
DE69601043T2 DE69601043T2 (de) 1999-05-27

Family

ID=23629423

Family Applications (1)

Application Number Title Priority Date Filing Date
DE1996601043 Expired - Fee Related DE69601043T2 (de) 1995-03-28 1996-03-26 Verzögerungsschaltung und Verfahren

Country Status (2)

Country Link
EP (1) EP0735453B1 (de)
DE (1) DE69601043T2 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005074134A1 (en) * 2004-01-28 2005-08-11 Koninklijke Philips Electronics N.V. A delay circuit

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0812986B2 (ja) * 1989-06-20 1996-02-07 日本電気株式会社 遅延回路
DE4132517C2 (de) * 1991-09-30 1994-04-21 Siemens Ag Analoge Verzögerungsschaltungsanordnung
US5317219A (en) * 1991-09-30 1994-05-31 Data Delay Devices, Inc. Compensated digital delay circuit

Also Published As

Publication number Publication date
EP0735453B1 (de) 1998-12-02
EP0735453A3 (de) 1996-10-09
EP0735453A2 (de) 1996-10-02
DE69601043T2 (de) 1999-05-27

Similar Documents

Publication Publication Date Title
DE69621517D1 (de) Integrierte monolithische Mikrowellenschaltung und Verfahren
DE69834401D1 (de) Businterfacesystem und verfahren
DE69534700D1 (de) Halbleiteranordnungen und verfahren
DE69622999D1 (de) Pultrusionsvorrichtung und verfahren
DE69620637D1 (de) Ultraschallsystem und verfahren
DE69814710D1 (de) Beschichtungs-Vorrichtung und Verfahren
KR960016111A (ko) 시각 신호 발생용 회로 및 방법
DE69838230D1 (de) Frequenzumsetzer und verfahren
DE69731700D1 (de) Arithmetischer Schaltkreis und arithmetisches Verfahren
DE69511080T2 (de) Schnittstellenanordnung und verfahren
DE69706043D1 (de) Integrierte schaltungsschutzanordnung und verfahren
KR960013620A (ko) 성형 방법 및 성형 장치
DE69707677D1 (de) Verzögerungsschaltung und -verfahren
DE69736257D1 (de) Schaltung und Verfahren zur Produktsummenberechnung
DE69626166T2 (de) Oszillatorschaltung und -verfahren
DE69808362D1 (de) Multiplizierverfahren und Multiplizierschaltung
DE69635950D1 (de) Misch-vorrichtung und verfahren
DE69626766T2 (de) Kartonangreifanordnung und verfahren
DE69629180D1 (de) Funkenerosionsvorrichtung und verfahren
DE69731809D1 (de) Zeichenbearbeitungsgerät und Verfahren
DE69637016D1 (de) Sync-Detektions- und Schutzschaltung und Verfahren dafür
DE69532061D1 (de) Verstärkerschaltung und Verfahren
DE69423170D1 (de) System und Verfahren zum Schaltungsentwurf
KR970004866A (ko) 디지탈 신호의 지연방법 및 회로
DE69605154T2 (de) Vorspannungseinstelleinrichtung und Verfahren

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee