DE69517240T2 - Prozessor für inverse Übertragung mit Speicheradressenschaltung - Google Patents

Prozessor für inverse Übertragung mit Speicheradressenschaltung

Info

Publication number
DE69517240T2
DE69517240T2 DE69517240T DE69517240T DE69517240T2 DE 69517240 T2 DE69517240 T2 DE 69517240T2 DE 69517240 T DE69517240 T DE 69517240T DE 69517240 T DE69517240 T DE 69517240T DE 69517240 T2 DE69517240 T2 DE 69517240T2
Authority
DE
Germany
Prior art keywords
memory address
inverse transfer
transfer processor
address circuitry
circuitry
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69517240T
Other languages
English (en)
Other versions
DE69517240D1 (de
Inventor
Kevin Elliot Bridgewater
Michael Scott Deiss
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thomson Licensing SAS
Original Assignee
Thomson Consumer Electronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=26926333&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=DE69517240(T2) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Priority claimed from US08/232,789 external-priority patent/US5521979A/en
Priority claimed from US08/232,787 external-priority patent/US5475754A/en
Application filed by Thomson Consumer Electronics Inc filed Critical Thomson Consumer Electronics Inc
Application granted granted Critical
Publication of DE69517240D1 publication Critical patent/DE69517240D1/de
Publication of DE69517240T2 publication Critical patent/DE69517240T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/41—Structure of client; Structure of client peripherals
    • H04N21/426—Internal components of the client ; Characteristics thereof
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/434—Disassembling of a multiplex stream, e.g. demultiplexing audio and video streams, extraction of additional data from a video stream; Remultiplexing of multiplex streams; Extraction or processing of SI; Disassembling of packetised elementary stream
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/16—Analogue secrecy systems; Analogue subscription systems
    • H04N7/162—Authorising the user terminal, e.g. by paying; Registering the use of a subscription channel, e.g. billing
    • H04N7/163—Authorising the user terminal, e.g. by paying; Registering the use of a subscription channel, e.g. billing by receiver means only

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)
  • Television Systems (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Television Signal Processing For Recording (AREA)
  • Storage Device Security (AREA)
  • Multi Processors (AREA)
DE69517240T 1994-04-22 1995-04-12 Prozessor für inverse Übertragung mit Speicheradressenschaltung Expired - Lifetime DE69517240T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/232,789 US5521979A (en) 1994-04-22 1994-04-22 Packet video signal inverse transport system
US08/232,787 US5475754A (en) 1994-04-22 1994-04-22 Packet video signal inverse transport processor memory address circuitry

Publications (2)

Publication Number Publication Date
DE69517240D1 DE69517240D1 (de) 2000-07-06
DE69517240T2 true DE69517240T2 (de) 2000-10-26

Family

ID=26926333

Family Applications (2)

Application Number Title Priority Date Filing Date
DE69529001T Expired - Lifetime DE69529001T2 (de) 1994-04-22 1995-04-12 Prozessor für inverse Übertragung mit Speicheradressenschaltung
DE69517240T Expired - Lifetime DE69517240T2 (de) 1994-04-22 1995-04-12 Prozessor für inverse Übertragung mit Speicheradressenschaltung

Family Applications Before (1)

Application Number Title Priority Date Filing Date
DE69529001T Expired - Lifetime DE69529001T2 (de) 1994-04-22 1995-04-12 Prozessor für inverse Übertragung mit Speicheradressenschaltung

Country Status (13)

Country Link
EP (2) EP0971538B1 (de)
JP (2) JP3495454B2 (de)
KR (2) KR100343819B1 (de)
CN (2) CN1100438C (de)
BR (1) BR9501735A (de)
CA (1) CA2146472C (de)
DE (2) DE69529001T2 (de)
ES (2) ES2146677T3 (de)
HK (1) HK1018564A1 (de)
MY (2) MY121258A (de)
PT (2) PT679028E (de)
RU (1) RU2145728C1 (de)
TR (1) TR28547A (de)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0166935B1 (ko) * 1994-11-23 1999-03-20 구자홍 엠펙2 트랜스포트 디코더 장치
KR100226528B1 (ko) * 1995-03-29 1999-10-15 가나이 쓰도무 다중화 압축화상/음성데이타의 복호장치
US5899578A (en) * 1995-12-25 1999-05-04 Sony Corporation Digital signal processor, processing method, digital signal recording/playback device and digital signal playback method
JP3269768B2 (ja) * 1996-01-16 2002-04-02 株式会社東芝 ディジタル信号受信装置
ES2333997T3 (es) * 1996-05-06 2010-03-03 Irdeto Eindhoven B.V. Acceso a informacion a traves de dispositivo de seguridad.
CA2204828C (en) * 1996-05-10 2004-11-23 Ray Nuber Error detection and recovery for high rate isochronous data in mpeg-2 data streams
FR2752350B1 (fr) * 1996-08-09 2001-06-08 Thomson Multimedia Sa Procede d'extraction de donnees dans un systeme de transmission cyclique et dispositif de mise en oeuvre
CA2216573C (en) * 1996-10-01 2006-03-14 Sony Corporation Digital tuner having ieee 1394 serial bus interface for providing a plurality of selected programs as a functional unit
US6226291B1 (en) * 1996-11-01 2001-05-01 Texas Instruments Incorporated Transport stream packet parser system
US6414726B1 (en) 1996-11-01 2002-07-02 Texas Instruments Incorporated Device for identifying packets of digital data and a receiver for digital television signals equipped with such a device
GB2329802B (en) * 1997-06-28 1999-08-18 United Microelectronics Corp Adaptive-selection method for memory access priority control in MPEG processor
EP0893913A1 (de) * 1997-07-24 1999-01-27 CANAL+ Société Anonyme Verarbeitung eines digitalen Transportstroms
EP1000510B1 (de) * 1997-08-01 2001-11-28 Scientific-Atlanta, Inc. Verfahren und vorrichtung zur einkapselung der zugriffsberechtigung in einem system mit bedingtem zugang
JP3578913B2 (ja) * 1997-09-29 2004-10-20 松下電器産業株式会社 データ一致検出装置，及びデータ選別装置
JP3389843B2 (ja) * 1997-10-17 2003-03-24 日本電気株式会社 情報処理装置におけるデジタル放送受信システム
NL1007453C2 (nl) * 1997-11-05 1999-05-07 United Microelectronics Corp Zich aanpassende kieswerkwijze voor het regelen van de geheugentoegangsprioriteit in een MPEG-processor.
US6621817B1 (en) 1999-07-06 2003-09-16 Texas Instruments Incorporated Transport packet parser
EP1096714A3 (de) * 1999-10-29 2003-04-09 Matsushita Electric Industrial Co., Ltd. Dispositif et procédé de conversion d'un contenu de données et support d'enregistrement stockant un programme de conversion d'un contenu de données
WO2001037555A1 (fr) 1999-11-17 2001-05-25 Sony Corporation Procede et appareil pour le traitement de signaux numeriques et procede de creation d'une fonction d'extension
DE10035707A1 (de) * 2000-07-21 2002-01-31 Scm Microsystems Gmbh Digitales Aufnahme-und Weidergabeverfahren
DE60125297T2 (de) * 2000-09-27 2007-05-16 Texas Instruments Inc., Dallas Gerät und Verfahren für einen Sortierungmodus in einer Direktspeicherzugriffssteuerung von einer Einrichtung zur digitalen Signalverarbeitung
US6775254B1 (en) 2000-11-09 2004-08-10 Qualcomm Incorporated Method and apparatus for multiplexing high-speed packet data transmission with voice/data transmission
FR2819139B1 (fr) * 2001-01-03 2003-03-28 Canal Plus Technologies Procede et dispositif de gestion d'informations dans un systeme de communication interactif
US6868125B2 (en) * 2001-11-29 2005-03-15 Thomson Licensing S.A. Transport stream to program stream conversion
JP2003333024A (ja) * 2002-05-09 2003-11-21 Nec Corp 暗号化／復号化システム及びその暗号解読防止／改竄防止方法
US7213103B2 (en) 2004-04-22 2007-05-01 Apple Inc. Accessing data storage systems without waiting for read errors
US7366865B2 (en) * 2004-09-08 2008-04-29 Intel Corporation Enqueueing entries in a packet queue referencing packets
JP4667108B2 (ja) 2005-04-11 2011-04-06 パナソニック株式会社 データ処理装置
US7523146B2 (en) 2005-06-21 2009-04-21 Apple Inc. Apparatus and method for peer-to-peer N-way synchronization in a decentralized environment
US8495015B2 (en) 2005-06-21 2013-07-23 Apple Inc. Peer-to-peer syncing in a decentralized environment
JPWO2007099659A1 (ja) 2006-03-01 2009-07-16 パナソニック株式会社 データ転送装置及びデータ転送方法
US7797670B2 (en) 2006-04-14 2010-09-14 Apple Inc. Mirrored file system
US7860826B2 (en) 2006-08-04 2010-12-28 Apple Inc. Method and system for using global equivalency sets to identify data during peer-to-peer synchronization
US7657769B2 (en) 2007-01-08 2010-02-02 Marcy M Scott N-way synchronization of data
US7924456B1 (en) * 2007-01-12 2011-04-12 Broadbus Technologies, Inc. Data distribution and buffering
US7760562B2 (en) * 2008-03-13 2010-07-20 Qualcomm Incorporated Address multiplexing in pseudo-dual port memory
CN114595105B (zh) * 2022-05-09 2022-08-05 深圳佰维存储科技股份有限公司 Psn唯一性设计方法、装置、可读存储介质及电子设备

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4965825A (en) 1981-11-03 1990-10-23 The Personalized Mass Media Corporation Signal processing apparatus and methods
US4866770A (en) * 1986-07-08 1989-09-12 Scientific Atlanta, Inc. Method and apparatus for communication of video, audio, teletext, and data to groups of decoders in a communication system
US5168356A (en) 1991-02-27 1992-12-01 General Electric Company Apparatus for segmenting encoded video signal for transmission
US5289276A (en) 1992-06-19 1994-02-22 General Electric Company Method and apparatus for conveying compressed video data over a noisy communication channel
RU2153234C2 (ru) * 1992-12-09 2000-07-20 Дискавери Коммьюникейшнз, Инк. Устройство для использования в головной станции системы кабельного телевидения (варианты) и способ распределения программ абонентам в системе кабельного телевидения

Also Published As

Publication number Publication date
CA2146472C (en) 2007-10-09
TR28547A (tr) 1996-09-30
DE69529001T2 (de) 2003-10-09
JPH07297855A (ja) 1995-11-10
RU95106681A (ru) 1997-01-27
BR9501735A (pt) 1995-11-14
DE69529001D1 (de) 2003-01-09
HK1018564A1 (en) 1999-12-24
PT971538E (pt) 2003-03-31
ES2146677T3 (es) 2000-08-16
KR950035437A (ko) 1995-12-30
JP3690737B2 (ja) 2005-08-31
EP0679028A3 (de) 1996-04-24
DE69517240D1 (de) 2000-07-06
JP2002135739A (ja) 2002-05-10
CA2146472A1 (en) 1995-10-23
CN1208307A (zh) 1999-02-17
EP0679028B1 (de) 2000-05-31
CN1100438C (zh) 2003-01-29
KR100343821B1 (ko) 2002-07-20
CN1111867A (zh) 1995-11-15
EP0679028A2 (de) 1995-10-25
CN1113534C (zh) 2003-07-02
PT679028E (pt) 2000-11-30
EP0971538B1 (de) 2002-11-27
ES2183468T3 (es) 2003-03-16
EP0971538A3 (de) 2000-07-19
EP0971538A2 (de) 2000-01-12
RU2145728C1 (ru) 2000-02-20
KR100343819B1 (ko) 2002-11-30
JP3495454B2 (ja) 2004-02-09
MY121258A (en) 2006-01-28
MY115173A (en) 2003-04-30

Similar Documents

Publication Publication Date Title
DE69529001T2 (de) Prozessor für inverse Übertragung mit Speicheradressenschaltung
DE69514165D1 (de) Mehrstufige Cache-Speicheranordnung
DE69520718D1 (de) Datenprozessor mit Adressübersetzungsmechanismus
DE69500074T2 (de) Modulo-adressierter Pufferspeicher
SG70015A1 (en) Inverse transport processor with memory address circuitry
DE69520512T2 (de) Halbleiterspeicher mit eingebautem Cachespeicher
DE69529374T2 (de) Datenprozessor mit Teilassoziativer Einheit
DE69432133D1 (de) Datenprozessor mit Cache-Speicher
DE69130580T2 (de) Cache-Speicheranordnung
DE69525421D1 (de) Integrierte Speicherschaltungsanordnung
DE69329080T2 (de) Cache-Speicher
DE69523690T2 (de) Mikroprozessor mit Registerspeicher
DE69515951T2 (de) Speicherkarte
DE69817955D1 (de) Assoziativspeicher
DE69513211D1 (de) Schnelles verteiltes Pipeline-Arbitrierungsschema
DE69513892T2 (de) Speicherkarte
DE69131338T2 (de) Cache-Speicheranordnung
DE69231720T2 (de) Speicherzugriffsvorrichtung mit Adresspipeline
DE69808700D1 (de) Cachespeichervorrichtung
SG30346A1 (en) Inverse transport processor with memory address circuitry
KR960024608U (ko) 메모리 분리형 메인보드 시스템
KR950023825U (ko) 메모리 공유 회로
KR950023900U (ko) 디램의 어드레스 구동회로
KR960006007U (ko) 캐쉬 메모리 제어회로
DE59401398D1 (de) Transfereinheit

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: THOMSON LICENSING, ISSY-LES-MOULINEAUX, FR

8328 Change in the person/name/address of the agent

Representative=s name: WOERDEMANN & ROSSMANITH PATENTANWAELTE, 30625 HANN