DE69516768D1 - Prüfbarer i ddq- speicher durch kumulative wort-zeilen-aktivierung - Google Patents

Prüfbarer i ddq- speicher durch kumulative wort-zeilen-aktivierung

Info

Publication number
DE69516768D1
DE69516768D1 DE69516768T DE69516768T DE69516768D1 DE 69516768 D1 DE69516768 D1 DE 69516768D1 DE 69516768 T DE69516768 T DE 69516768T DE 69516768 T DE69516768 T DE 69516768T DE 69516768 D1 DE69516768 D1 DE 69516768D1
Authority
DE
Germany
Prior art keywords
testable
ddq
storage
word line
line activation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69516768T
Other languages
English (en)
Other versions
DE69516768T2 (de
Inventor
Manoj Sachdev
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Application granted granted Critical
Publication of DE69516768D1 publication Critical patent/DE69516768D1/de
Publication of DE69516768T2 publication Critical patent/DE69516768T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50Marginal testing, e.g. race, voltage or current testing
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/30Accessing single arrays
    • G11C29/34Accessing multiple bits simultaneously
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/04Arrangements for selecting an address in a digital store using a sequential addressing device, e.g. shift register, counter
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/12Group selection circuits, e.g. for memory block selection, chip selection, array selection
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50Marginal testing, e.g. race, voltage or current testing
    • G11C2029/5006Current
DE69516768T 1994-03-09 1995-02-15 Prüfbarer i ddq- speicher durch kumulative wort-zeilen-aktivierung Expired - Fee Related DE69516768T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP94200591 1994-03-09
PCT/IB1995/000106 WO1995024774A2 (en) 1994-03-09 1995-02-15 Memory iddq-testable through cumulative word line activation

Publications (2)

Publication Number Publication Date
DE69516768D1 true DE69516768D1 (de) 2000-06-15
DE69516768T2 DE69516768T2 (de) 2000-11-23

Family

ID=8216695

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69516768T Expired - Fee Related DE69516768T2 (de) 1994-03-09 1995-02-15 Prüfbarer i ddq- speicher durch kumulative wort-zeilen-aktivierung

Country Status (6)

Country Link
US (1) US5495448A (de)
EP (1) EP0698273B1 (de)
JP (1) JPH08510080A (de)
KR (1) KR100367191B1 (de)
DE (1) DE69516768T2 (de)
WO (1) WO1995024774A2 (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07159496A (ja) * 1993-10-12 1995-06-23 At & T Global Inf Solutions Internatl Inc 集積回路の検査のための装置及びその方法
US5691951A (en) * 1996-11-04 1997-11-25 Micron Technology, Inc. Staggered row line firing in single ras cycle
US5835429A (en) * 1997-05-09 1998-11-10 Lsi Logic Corporation Data retention weak write circuit and method of using same
US5923609A (en) * 1997-09-18 1999-07-13 American Microsystems, Inc. Strobed wordline driver for fast memories
US6067261A (en) * 1998-08-03 2000-05-23 International Business Machines Corporation Timing of wordline activation for DC burn-in of a DRAM with the self-refresh
US6023434A (en) 1998-09-02 2000-02-08 Micron Technology, Inc. Method and apparatus for multiple row activation in memory devices
KR100281900B1 (ko) * 1998-09-08 2001-02-15 윤종용 개선된 웨이퍼 번인 테스트 스킴을 갖는 반도체 메모리장치
KR100386950B1 (ko) * 2000-07-12 2003-06-18 삼성전자주식회사 워드 라인 순차적 비활성화가 가능한 반도체 메모리장치의 디코딩 회로
DE10039350C2 (de) * 2000-08-11 2003-04-03 Infineon Technologies Ag Integrierte Schaltung und Verfahren zum parallelen Testen von integrierten Schaltungen
US6862717B2 (en) * 2001-12-17 2005-03-01 Logicvision, Inc. Method and program product for designing hierarchical circuit for quiescent current testing
JP2004071119A (ja) * 2002-08-09 2004-03-04 Renesas Technology Corp 半導体記憶装置
TW200512758A (en) * 2003-09-18 2005-04-01 Nanya Technology Corp Test driving method of semiconductor memory device
JP2005174426A (ja) * 2003-12-09 2005-06-30 Micron Technology Inc 選択可能メモリワード線の不活性化
JP5187852B2 (ja) * 2009-03-30 2013-04-24 国立大学法人神戸大学 不良メモリセルの予知診断アーキテクチャーと予知診断方法
US9640269B2 (en) * 2015-08-27 2017-05-02 Kabushiki Kaisha Toshiba Semiconductor memory device

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62114200A (ja) * 1985-11-13 1987-05-25 Mitsubishi Electric Corp 半導体メモリ装置
JPH0817040B2 (ja) * 1986-10-20 1996-02-21 日本電信電話株式会社 半導体メモリ
US5258954A (en) * 1989-06-30 1993-11-02 Kabushiki Kaisha Toshiba Semiconductor memory including circuitry for driving plural word lines in a test mode
JP3237127B2 (ja) * 1991-04-19 2001-12-10 日本電気株式会社 ダイナミックランダムアクセスメモリ装置
JPH05282898A (ja) * 1992-03-30 1993-10-29 Hitachi Ltd 半導体記憶装置
JP3199862B2 (ja) * 1992-08-12 2001-08-20 日本テキサス・インスツルメンツ株式会社 半導体記憶装置
EP0642137B1 (de) * 1993-09-01 2001-11-28 Koninklijke Philips Electronics N.V. Ruhestromprüfbarer RAM

Also Published As

Publication number Publication date
EP0698273A1 (de) 1996-02-28
DE69516768T2 (de) 2000-11-23
KR100367191B1 (ko) 2003-04-10
KR960703484A (ko) 1996-08-17
US5495448A (en) 1996-02-27
WO1995024774A3 (en) 1995-10-19
WO1995024774A2 (en) 1995-09-14
EP0698273B1 (de) 2000-05-10
JPH08510080A (ja) 1996-10-22

Similar Documents

Publication Publication Date Title
DE69516768T2 (de) Prüfbarer i ddq- speicher durch kumulative wort-zeilen-aktivierung
DE69126575T2 (de) Durch Ereignis befähigte Prüfarchitektur
DE69408585T2 (de) Lagervorrichtung
DE69334128D1 (de) Aufbewahrungsvorrichtung für Stangen
DE69125225T2 (de) Halbleiterspeicher mit Mehrfachtakt zum Eintritt im Prüfmodus
FI960190A (fi) Laite palkin tuessa
DE69411406D1 (de) Stromspeicher
DE69505720T2 (de) Spindelgerät
DE69504313D1 (de) Datenspeicher
NO179937B1 (no) Anordning for lagring av line
NO941789L (no) Opplagringsanordning for transduser
DE69420363D1 (de) Speichervorrichtung
DE9317002U1 (de) Sitzbank für Reisemobile
DE9412676U1 (de) Bit-Fehlerratentester
DE9402492U1 (de) Ablagevorrichtung für Toilettenartikel
KR960014051U (ko) 자동차 수납용 간이테이블
DE9415862U1 (de) Lagertank
KR940023533U (ko) 웨이퍼 척의 구조
KR950010191U (ko) 리드프레임 보관용 매거진 구조
KR960024979U (ko) 글로벌 비트라인을 가지는 디램
NO891446D0 (no) Anordning for innvendig glatte lagertanker.
DE69622488T2 (de) Wasserstoffkern-Speicherverfahren
ITRM950112A0 (it) Sondas di livello perfezionata.
NO924426D0 (no) Lagringstank for hydrogen
KR950008021U (ko) 다용도 물품 보관대

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee