DE69428428D1 - Verfahren und geraet fuer genaue an-/auszustaende des ausgangs einer speichermatrix - Google Patents

Verfahren und geraet fuer genaue an-/auszustaende des ausgangs einer speichermatrix

Info

Publication number
DE69428428D1
DE69428428D1 DE69428428T DE69428428T DE69428428D1 DE 69428428 D1 DE69428428 D1 DE 69428428D1 DE 69428428 T DE69428428 T DE 69428428T DE 69428428 T DE69428428 T DE 69428428T DE 69428428 D1 DE69428428 D1 DE 69428428D1
Authority
DE
Germany
Prior art keywords
accurate
output
storage matrix
matrix
storage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69428428T
Other languages
English (en)
Other versions
DE69428428T2 (de
Inventor
Chin Chang
Duy Ho
Cheng Sun
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Semiconductor Inc
Sun Microsystems Inc
Original Assignee
Samsung Semiconductor Inc
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Semiconductor Inc, Sun Microsystems Inc filed Critical Samsung Semiconductor Inc
Publication of DE69428428D1 publication Critical patent/DE69428428D1/de
Application granted granted Critical
Publication of DE69428428T2 publication Critical patent/DE69428428T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/106Data output latches
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
DE69428428T 1993-10-29 1994-10-27 Verfahren und geraet fuer genaue an-/auszustaende des ausgangs einer speichermatrix Expired - Fee Related DE69428428T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/145,373 US5500818A (en) 1993-10-29 1993-10-29 Method and apparatus for providing accurate T(on) and T(off) times for the output of a memory array
PCT/US1994/012356 WO1995012202A1 (en) 1993-10-29 1994-10-27 METHOD AND APPARATUS FOR PROVIDING ACCURATE T(on) AND T(off) TIMES FOR THE OUTPUT OF A MEMORY ARRAY

Publications (2)

Publication Number Publication Date
DE69428428D1 true DE69428428D1 (de) 2001-10-31
DE69428428T2 DE69428428T2 (de) 2002-06-20

Family

ID=22512811

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69428428T Expired - Fee Related DE69428428T2 (de) 1993-10-29 1994-10-27 Verfahren und geraet fuer genaue an-/auszustaende des ausgangs einer speichermatrix

Country Status (6)

Country Link
US (1) US5500818A (de)
EP (1) EP0677204B1 (de)
JP (1) JP3421347B2 (de)
KR (1) KR100342731B1 (de)
DE (1) DE69428428T2 (de)
WO (1) WO1995012202A1 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6088774A (en) 1996-09-20 2000-07-11 Advanced Memory International, Inc. Read/write timing for maximum utilization of bidirectional read/write bus
US6040998A (en) * 1998-08-11 2000-03-21 Siemens Aktiengesellschaft Memory activation devices and methods
KR100401509B1 (ko) * 2001-05-31 2003-10-17 주식회사 하이닉스반도체 반도체 메모리 장치의 센스앰프 회로
US20050102476A1 (en) * 2003-11-12 2005-05-12 Infineon Technologies North America Corp. Random access memory with optional column address strobe latency of one
CN112422116A (zh) * 2019-08-23 2021-02-26 长鑫存储技术有限公司 多级驱动数据传输电路及数据传输方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60115092A (ja) * 1983-11-28 1985-06-21 Nec Corp 半導体記憶回路
EP0194939B1 (de) * 1985-03-14 1992-02-05 Fujitsu Limited Halbleiterspeicheranordnung
JPS62103893A (ja) * 1985-10-30 1987-05-14 Toshiba Corp 半導体メモリ及び半導体メモリシステム
JP2735268B2 (ja) * 1989-02-22 1998-04-02 日本電気株式会社 Lsiの出力バッファ
KR930006228B1 (ko) * 1990-07-20 1993-07-09 삼성전자 주식회사 신호지연회로
JPH04172711A (ja) * 1990-11-06 1992-06-19 Mitsubishi Electric Corp 半導体遅延回路
US5313422A (en) * 1991-05-29 1994-05-17 Texas Instruments Incorporated Digitally controlled delay applied to address decoder for write vs. read

Also Published As

Publication number Publication date
EP0677204A4 (de) 1996-11-13
US5500818A (en) 1996-03-19
KR100342731B1 (ko) 2002-11-29
KR950704787A (ko) 1995-11-20
EP0677204B1 (de) 2001-09-26
DE69428428T2 (de) 2002-06-20
JPH09506458A (ja) 1997-06-24
EP0677204A1 (de) 1995-10-18
JP3421347B2 (ja) 2003-06-30
WO1995012202A1 (en) 1995-05-04

Similar Documents

Publication Publication Date Title
DE69434693D1 (de) Fahrzeugzielführungsvorrichtung und -verfahren unter Verwendung einer Anzeigeeinheit
DE69426163T2 (de) Verfahren und Einrichtung zur Freigabe einer Halbleiterplatte
DE69519930D1 (de) Verfahren und gerät zum befestigen von kugelförmigen körpern an einer folienmatrix
DE69411517D1 (de) Haltevorrichtung
DE69313161T2 (de) Verfahren und Einrichtung zur Kontrolle einer Anzeigeeinheit
DE69327604T2 (de) Ausgabegerät und Verfahren
DK10792A (da) Fremgangsmaade til koeling af en vareautomat samt en vareautomat til udoevelse af fremgangsmaaden
DE69415632D1 (de) Filamentwickelverfahren und -vorrichtung
DE69431857T2 (de) Ausgabeverfahren und -gerät
DE69428428T2 (de) Verfahren und geraet fuer genaue an-/auszustaende des ausgangs einer speichermatrix
FI945905A0 (fi) Menetelmä painesysäysten vaimentamiseksi sekä laitteisto menetelmän toteuttamiseksi
DE69412541T2 (de) Navigationsvorrichtung und -Verfahren
DE69408075T2 (de) Vorrichtung zur Aktivierung einer Logikeinrichtung
DE69431328T2 (de) Ausgabeverfahren und -gerät
FI96064B (fi) Menetelmä jäähdytyksen aikaansaamiseksi ja jäähdytykseen soveltuva jäähdytyslaite
DE69408118D1 (de) Roboter-vorrichtung
DE69406833D1 (de) Halteeinrichtung
DE69328079D1 (de) Winkelmessverfahren und -gerät
DE69403496D1 (de) Ausgabegerät eines Handhabungssystems für Gegenstände
FI98132B (fi) Menetelmä putken suoravetämiseksi ja menetelmän suorittamiseen tarkoitettu laite
DE59407479D1 (de) Messgerät und Verfahren zur Montage desselben
DE68900162D1 (de) Schutzvorrichtung einer karosseriewand und verfahren zu deren montage.
ATA15192A (de) Werkzeugschliess- und verriegelungsvorrichtung
KR950017116U (ko) 착탈이 용이한 자동공구 길이측정 센서 고정장치
FI92912C (fi) Taivutuslaite ja -menetelmä

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee