DE69422570T2 - Inhaltadressierbarer Speicher - Google Patents
Inhaltadressierbarer SpeicherInfo
- Publication number
- DE69422570T2 DE69422570T2 DE69422570T DE69422570T DE69422570T2 DE 69422570 T2 DE69422570 T2 DE 69422570T2 DE 69422570 T DE69422570 T DE 69422570T DE 69422570 T DE69422570 T DE 69422570T DE 69422570 T2 DE69422570 T2 DE 69422570T2
- Authority
- DE
- Germany
- Prior art keywords
- addressable memory
- content addressable
- content
- memory
- addressable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/46—Interconnection of networks
- H04L12/4604—LAN interconnection over a backbone network, e.g. Internet, Frame Relay
- H04L12/462—LAN interconnection over a bridge based backbone
- H04L12/4625—Single bridge functionality, e.g. connection of two networks over a single bridge
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/20—Memory cell initialisation circuits, e.g. when powering up or down, memory clear, latent image memory
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5248119A JPH07105689A (ja) | 1993-10-04 | 1993-10-04 | 連想メモリ |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69422570D1 DE69422570D1 (de) | 2000-02-17 |
DE69422570T2 true DE69422570T2 (de) | 2000-05-11 |
Family
ID=17173518
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69422570T Expired - Fee Related DE69422570T2 (de) | 1993-10-04 | 1994-10-04 | Inhaltadressierbarer Speicher |
Country Status (6)
Country | Link |
---|---|
US (1) | US5479366A (de) |
EP (1) | EP0646930B1 (de) |
JP (1) | JPH07105689A (de) |
KR (1) | KR950012474A (de) |
CA (1) | CA2133545A1 (de) |
DE (1) | DE69422570T2 (de) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR950034265A (ko) * | 1994-02-10 | 1995-12-28 | 도자끼 시노부 | 연상메모리 |
JP3140695B2 (ja) * | 1996-10-17 | 2001-03-05 | 川崎製鉄株式会社 | 連想メモリ装置 |
US6381673B1 (en) * | 1998-07-06 | 2002-04-30 | Netlogic Microsystems, Inc. | Method and apparatus for performing a read next highest priority match instruction in a content addressable memory device |
US6493793B1 (en) | 2000-06-16 | 2002-12-10 | Netlogic Microsystems, Inc. | Content addressable memory device having selective cascade logic and method for selectively combining match information in a CAM device |
US6317350B1 (en) | 2000-06-16 | 2001-11-13 | Netlogic Microsystems, Inc. | Hierarchical depth cascading of content addressable memory devices |
JP2002050184A (ja) * | 2000-08-01 | 2002-02-15 | Kawasaki Microelectronics Kk | 連想メモリ |
US9934857B2 (en) * | 2016-08-04 | 2018-04-03 | Hewlett Packard Enterprise Development Lp | Ternary content addressable memories having a bit cell with memristors and serially connected match-line transistors |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4296475A (en) * | 1978-12-19 | 1981-10-20 | U.S. Philips Corporation | Word-organized, content-addressable memory |
JPS5774887A (en) * | 1980-10-28 | 1982-05-11 | Nippon Telegr & Teleph Corp <Ntt> | Associative memory device |
JPS62165793A (ja) * | 1986-01-17 | 1987-07-22 | Toshiba Corp | 連想メモリ |
JPH0810553B2 (ja) * | 1986-06-13 | 1996-01-31 | 松下電器産業株式会社 | 記憶回路 |
US4890260A (en) * | 1988-05-11 | 1989-12-26 | Advanced Micro Devices | Content addressable memory array with maskable and resettable bits |
-
1993
- 1993-10-04 JP JP5248119A patent/JPH07105689A/ja active Pending
-
1994
- 1994-09-29 KR KR1019940024795A patent/KR950012474A/ko not_active Application Discontinuation
- 1994-09-30 US US08/316,337 patent/US5479366A/en not_active Expired - Lifetime
- 1994-10-03 CA CA002133545A patent/CA2133545A1/en not_active Abandoned
- 1994-10-04 EP EP94307245A patent/EP0646930B1/de not_active Expired - Lifetime
- 1994-10-04 DE DE69422570T patent/DE69422570T2/de not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
EP0646930A1 (de) | 1995-04-05 |
EP0646930B1 (de) | 2000-01-12 |
DE69422570D1 (de) | 2000-02-17 |
CA2133545A1 (en) | 1995-04-05 |
US5479366A (en) | 1995-12-26 |
JPH07105689A (ja) | 1995-04-21 |
KR950012474A (ko) | 1995-05-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2268297B (en) | Content addressable memory | |
DE69431735D1 (de) | Nichtflüchtiger Speicher | |
DE69536100D1 (de) | Dynamischer Speicher | |
DE69520765D1 (de) | Bereitstellung von freigegebenem elektronischem Speicher | |
DE69427334D1 (de) | Direktspeicherzugriffssteuerung | |
DE69723182D1 (de) | Ferroelektrischer speicher | |
EP0568304A3 (en) | Content addressable memory | |
DE69419558D1 (de) | Inhalt-adressierbarer Speicher | |
DE69416538D1 (de) | Assoziativspeicher | |
DE69530649T2 (de) | Ferroelektrischer Speicher | |
DE69427512D1 (de) | Direktspeicherzugriffssteuerung | |
DE69521656D1 (de) | Dynamischer Speicher | |
DE69413567D1 (de) | Prozessorsystem mit ferroelektrischem Speicher | |
DE69132367D1 (de) | Inhaltsadressierbarer Speicher | |
DE69422453D1 (de) | Doppelzugriffspeicher | |
DE69422570T2 (de) | Inhaltadressierbarer Speicher | |
DE69031324D1 (de) | Inhaltsadressierbarer Speicher | |
DE69417077T2 (de) | Festwertspeicher | |
DE69315170T2 (de) | Multiport Speicher | |
DE69609996T2 (de) | DNS-basierter inhaltsadressierbarer Speicher | |
DE69717768D1 (de) | Speicher mit verbesserter Lesezeit | |
DE69219669D1 (de) | Nichtflüchtiger Speicher | |
DE9401709U1 (de) | Speicher | |
DE9408634U1 (de) | Speicher | |
DE29609463U1 (de) | Speicher |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: KAWASAKI STEEL MICROELECTRONICS, INC., CHIBA, JP |
|
8339 | Ceased/non-payment of the annual fee |