DE69422113D1 - DRAM-Steuerschaltung - Google Patents
DRAM-SteuerschaltungInfo
- Publication number
- DE69422113D1 DE69422113D1 DE69422113T DE69422113T DE69422113D1 DE 69422113 D1 DE69422113 D1 DE 69422113D1 DE 69422113 T DE69422113 T DE 69422113T DE 69422113 T DE69422113 T DE 69422113T DE 69422113 D1 DE69422113 D1 DE 69422113D1
- Authority
- DE
- Germany
- Prior art keywords
- control circuit
- dram control
- dram
- circuit
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP23164193 | 1993-09-17 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE69422113D1 true DE69422113D1 (de) | 2000-01-20 |
| DE69422113T2 DE69422113T2 (de) | 2000-06-15 |
Family
ID=16926686
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE69422113T Expired - Fee Related DE69422113T2 (de) | 1993-09-17 | 1994-09-13 | DRAM-Steuerschaltung |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US5574884A (de) |
| EP (1) | EP0644550B1 (de) |
| KR (1) | KR100229260B1 (de) |
| DE (1) | DE69422113T2 (de) |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5951073B2 (ja) * | 1980-03-27 | 1984-12-12 | 富士通株式会社 | 半導体記憶装置 |
| US5270970A (en) * | 1991-03-15 | 1993-12-14 | Motorola, Inc. | Memory device having a buffer for gating data transmissions |
| JP3599334B2 (ja) * | 1991-08-16 | 2004-12-08 | マルティチップ テクノロジー， インコーポレイテッド | 高性能ダイナミックメモリシステム |
| DE69228980T2 (de) * | 1991-12-06 | 1999-12-02 | Nat Semiconductor Corp | Integriertes Datenverarbeitungssystem mit CPU-Kern und unabhängigem parallelen, digitalen Signalprozessormodul |
| JP3283362B2 (ja) * | 1993-10-15 | 2002-05-20 | 松下電器産業株式会社 | 半導体装置 |
| US5488691A (en) * | 1993-11-17 | 1996-01-30 | International Business Machines Corporation | Memory card, computer system and method of operation for differentiating the use of read-modify-write cycles in operating and initializaiton modes |
-
1994
- 1994-08-31 KR KR1019940021926A patent/KR100229260B1/ko not_active IP Right Cessation
- 1994-09-09 US US08/302,035 patent/US5574884A/en not_active Expired - Lifetime
- 1994-09-13 DE DE69422113T patent/DE69422113T2/de not_active Expired - Fee Related
- 1994-09-13 EP EP94114394A patent/EP0644550B1/de not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| DE69422113T2 (de) | 2000-06-15 |
| KR100229260B1 (ko) | 1999-11-01 |
| KR950009719A (ko) | 1995-04-24 |
| EP0644550B1 (de) | 1999-12-15 |
| EP0644550A2 (de) | 1995-03-22 |
| US5574884A (en) | 1996-11-12 |
| EP0644550A3 (de) | 1995-11-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69427334D1 (de) | Direktspeicherzugriffssteuerung | |
| DE69521566T2 (de) | Regelungsschaltung | |
| DE69419861D1 (de) | Elektronisches steuergerät | |
| DE59307183D1 (de) | Steuerschaltung | |
| DE69427512D1 (de) | Direktspeicherzugriffssteuerung | |
| DE69427339D1 (de) | Begrenzungsschaltung | |
| DE69608348T2 (de) | Steuerschaltung | |
| AT399955B (de) | Steuerschaltung | |
| DE69410836T2 (de) | Schaltkreis | |
| DE69314379D1 (de) | Steuerschaltung | |
| DE69318777T2 (de) | Kontraststeuerschaltung | |
| ATA193596A (de) | Ansteuerschaltung | |
| NO180126C (no) | Styrekrets | |
| DE69422113D1 (de) | DRAM-Steuerschaltung | |
| DE69403661T2 (de) | Optimierungschaltung | |
| FI950938A (fi) | Ohjauspiiri | |
| KR940019696U (ko) | 디램의 패리티 제어회로 | |
| DE69313257T2 (de) | Schaltung | |
| KR950010322U (ko) | 음량제어회로 | |
| KR940021404U (ko) | 음량 조절회로 | |
| KR950020609U (ko) | 메모리 선택회로 | |
| KR950012369U (ko) | 메모리선택회로 | |
| KR940023434U (ko) | 디램 리프레쉬 회로 | |
| KR950004956U (ko) | 채배회로 | |
| KR970044573U (ko) | 냉각장치 제어회로 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8364 | No opposition during term of opposition | ||
| 8339 | Ceased/non-payment of the annual fee |