DE69329630T2 - Vorrichtung zur Vektorverarbeitung - Google Patents

Vorrichtung zur Vektorverarbeitung

Info

Publication number
DE69329630T2
DE69329630T2 DE69329630T DE69329630T DE69329630T2 DE 69329630 T2 DE69329630 T2 DE 69329630T2 DE 69329630 T DE69329630 T DE 69329630T DE 69329630 T DE69329630 T DE 69329630T DE 69329630 T2 DE69329630 T2 DE 69329630T2
Authority
DE
Germany
Prior art keywords
processing device
vector processing
vector
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69329630T
Other languages
English (en)
Other versions
DE69329630D1 (de
Inventor
Takeshi Nishikawa
Yoko Isobe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of DE69329630D1 publication Critical patent/DE69329630D1/de
Application granted granted Critical
Publication of DE69329630T2 publication Critical patent/DE69329630T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/80Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053Vector processors
    • G06F15/8076Details on data register access
    • G06F15/8084Special arrangements thereof, e.g. mask or switch
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10Complex mathematical operations
    • G06F17/16Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Mathematical Analysis (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Optimization (AREA)
  • Computing Systems (AREA)
  • Pure & Applied Mathematics (AREA)
  • Data Mining & Analysis (AREA)
  • Algebra (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • Complex Calculations (AREA)
DE69329630T 1992-06-18 1993-06-17 Vorrichtung zur Vektorverarbeitung Expired - Fee Related DE69329630T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4158412A JP2665111B2 (ja) 1992-06-18 1992-06-18 ベクトル処理装置

Publications (2)

Publication Number Publication Date
DE69329630D1 DE69329630D1 (de) 2000-12-14
DE69329630T2 true DE69329630T2 (de) 2001-03-01

Family

ID=15671196

Family Applications (2)

Application Number Title Priority Date Filing Date
DE69332458T Expired - Fee Related DE69332458T2 (de) 1992-06-18 1993-06-17 Vektorprozessor
DE69329630T Expired - Fee Related DE69329630T2 (de) 1992-06-18 1993-06-17 Vorrichtung zur Vektorverarbeitung

Family Applications Before (1)

Application Number Title Priority Date Filing Date
DE69332458T Expired - Fee Related DE69332458T2 (de) 1992-06-18 1993-06-17 Vektorprozessor

Country Status (5)

Country Link
US (1) US5511210A (de)
EP (2) EP0574909B1 (de)
JP (1) JP2665111B2 (de)
CA (1) CA2098674C (de)
DE (2) DE69332458T2 (de)

Families Citing this family (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3304444B2 (ja) * 1992-11-30 2002-07-22 富士通株式会社 ベクトル処理装置
US6006315A (en) * 1996-10-18 1999-12-21 Samsung Electronics Co., Ltd. Computer methods for writing a scalar value to a vector
US6052769A (en) * 1998-03-31 2000-04-18 Intel Corporation Method and apparatus for moving select non-contiguous bytes of packed data in a single instruction
US7020879B1 (en) * 1998-12-16 2006-03-28 Mips Technologies, Inc. Interrupt and exception handling for multi-streaming digital processors
US7237093B1 (en) 1998-12-16 2007-06-26 Mips Technologies, Inc. Instruction fetching system in a multithreaded processor utilizing cache miss predictions to fetch instructions from multiple hardware streams
US7529907B2 (en) 1998-12-16 2009-05-05 Mips Technologies, Inc. Method and apparatus for improved computer load and store operations
US6389449B1 (en) * 1998-12-16 2002-05-14 Clearwater Networks, Inc. Interstream control and communications for multi-streaming digital processors
US7035997B1 (en) 1998-12-16 2006-04-25 Mips Technologies, Inc. Methods and apparatus for improving fetching and dispatch of instructions in multithreaded processors
US7257814B1 (en) * 1998-12-16 2007-08-14 Mips Technologies, Inc. Method and apparatus for implementing atomicity of memory operations in dynamic multi-streaming processors
AU2001226324A1 (en) * 2000-01-18 2001-07-31 Clearwater Networks, Inc. Method and apparatus for improved computer load and store operations
JP2004518183A (ja) 2000-07-14 2004-06-17 クリアウオーター・ネツトワークス・インコーポレイテツド マルチスレッド・システムにおける命令のフェッチとディスパッチ
US20020112145A1 (en) * 2001-02-14 2002-08-15 Bigbee Bryant E. Method and apparatus for providing software compatibility in a processor architecture
US20100274988A1 (en) * 2002-02-04 2010-10-28 Mimar Tibet Flexible vector modes of operation for SIMD processor
US7793084B1 (en) 2002-07-22 2010-09-07 Mimar Tibet Efficient handling of vector high-level language conditional constructs in a SIMD processor
US6741257B1 (en) 2003-01-20 2004-05-25 Neomagic Corp. Graphics engine command FIFO for programming multiple registers using a mapping index with register offsets
US7873812B1 (en) 2004-04-05 2011-01-18 Tibet MIMAR Method and system for efficient matrix multiplication in a SIMD processor architecture
US7725678B2 (en) * 2005-02-17 2010-05-25 Texas Instruments Incorporated Method and apparatus for producing an index vector for use in performing a vector permute operation
US7765386B2 (en) * 2005-09-28 2010-07-27 Intel Corporation Scalable parallel pipeline floating-point unit for vector processing
US7404065B2 (en) * 2005-12-21 2008-07-22 Intel Corporation Flow optimization and prediction for VSSE memory operations
US7600104B2 (en) * 2006-08-15 2009-10-06 Peter Neumann Method and system for parallel vector data processing of vector data having a number of data elements including a defined first bit-length
US9069547B2 (en) * 2006-09-22 2015-06-30 Intel Corporation Instruction and logic for processing text strings
US20090172348A1 (en) * 2007-12-26 2009-07-02 Robert Cavin Methods, apparatus, and instructions for processing vector data
US9529592B2 (en) 2007-12-27 2016-12-27 Intel Corporation Vector mask memory access instructions to perform individual and sequential memory access operations if an exception occurs during a full width memory access operation
US8909901B2 (en) 2007-12-28 2014-12-09 Intel Corporation Permute operations with flexible zero control
US10387151B2 (en) * 2007-12-31 2019-08-20 Intel Corporation Processor and method for tracking progress of gathering/scattering data element pairs in different cache memory banks
US7984273B2 (en) * 2007-12-31 2011-07-19 Intel Corporation System and method for using a mask register to track progress of gathering elements from memory
GB2470782B (en) * 2009-06-05 2014-10-22 Advanced Risc Mach Ltd A data processing apparatus and method for handling vector instructions
US10175990B2 (en) 2009-12-22 2019-01-08 Intel Corporation Gathering and scattering multiple data elements
US8271433B2 (en) * 2009-12-30 2012-09-18 Nokia Corporation Method and apparatus for providing automatic controlled value expansion of information
US20120254592A1 (en) * 2011-04-01 2012-10-04 Jesus Corbal San Adrian Systems, apparatuses, and methods for expanding a memory source into a destination register and compressing a source register into a destination memory location
US9747101B2 (en) * 2011-09-26 2017-08-29 Intel Corporation Gather-op instruction to duplicate a mask and perform an operation on vector elements gathered via tracked offset-based gathering
JP5930558B2 (ja) * 2011-09-26 2016-06-08 インテル・コーポレーション ストライド機能及びマスク機能を有するベクトルロード及びベクトルストアを提供する命令及びロジック
CN106951214B (zh) * 2011-09-26 2019-07-19 英特尔公司 用于向量加载/存储操作的处理器、系统、介质和方法
WO2013095653A1 (en) 2011-12-23 2013-06-27 Intel Corporation Systems, apparatuses, and methods for performing a conversion of a writemask register to a list of index values in a vector register
US9400650B2 (en) * 2012-09-28 2016-07-26 Intel Corporation Read and write masks update instruction for vectorization of recursive computations over interdependent data
US9378182B2 (en) * 2012-09-28 2016-06-28 Intel Corporation Vector move instruction controlled by read and write masks
US9606961B2 (en) * 2012-10-30 2017-03-28 Intel Corporation Instruction and logic to provide vector compress and rotate functionality
US9501276B2 (en) 2012-12-31 2016-11-22 Intel Corporation Instructions and logic to vectorize conditional loops
US9244684B2 (en) 2013-03-15 2016-01-26 Intel Corporation Limited range vector memory access instructions, processors, methods, and systems
US9645820B2 (en) 2013-06-27 2017-05-09 Intel Corporation Apparatus and method to reserve and permute bits in a mask register
US10503502B2 (en) * 2015-09-25 2019-12-10 Intel Corporation Data element rearrangement, processors, methods, systems, and instructions
JP2018124877A (ja) * 2017-02-02 2018-08-09 富士通株式会社 コード生成装置、コード生成方法、およびコード生成プログラム
US11327862B2 (en) 2019-05-20 2022-05-10 Micron Technology, Inc. Multi-lane solutions for addressing vector elements using vector index registers
US11507374B2 (en) * 2019-05-20 2022-11-22 Micron Technology, Inc. True/false vector index registers and methods of populating thereof
US11403256B2 (en) 2019-05-20 2022-08-02 Micron Technology, Inc. Conditional operations in a vector processor having true and false vector index registers
US11340904B2 (en) 2019-05-20 2022-05-24 Micron Technology, Inc. Vector index registers
CN115934449B (zh) * 2023-02-08 2023-06-02 合肥智芯半导体有限公司 一种寄存器的校验方法、装置及设备

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57209570A (en) * 1981-06-19 1982-12-22 Fujitsu Ltd Vector processing device
JPS59111569A (ja) * 1982-12-17 1984-06-27 Hitachi Ltd ベクトル処理装置
JPS6015771A (ja) * 1983-07-08 1985-01-26 Hitachi Ltd ベクトルプロセッサ
JPS6069746A (ja) * 1983-09-26 1985-04-20 Fujitsu Ltd ベクトル・デ−タ処理装置の制御方式
US4791555A (en) * 1983-10-24 1988-12-13 International Business Machines Corporation Vector processing unit
JPS62276668A (ja) * 1985-07-31 1987-12-01 Nec Corp ベクトルマスク演算制御ユニツト
US4740893A (en) * 1985-08-07 1988-04-26 International Business Machines Corp. Method for reducing the time for switching between programs
JPS6266377A (ja) * 1985-09-19 1987-03-25 Fujitsu Ltd マスクパタ−ン生成方式
JPH0731669B2 (ja) * 1986-04-04 1995-04-10 株式会社日立製作所 ベクトル・プロセツサ
JPS63251835A (ja) * 1987-04-08 1988-10-19 Hitachi Ltd ベクトル処理装置
JP2607689B2 (ja) * 1989-07-10 1997-05-07 株式会社日立製作所 ベクトル処理装置

Also Published As

Publication number Publication date
DE69329630D1 (de) 2000-12-14
JPH0644292A (ja) 1994-02-18
JP2665111B2 (ja) 1997-10-22
EP0574909A2 (de) 1993-12-22
EP0574909A3 (de) 1995-05-10
CA2098674C (en) 1999-03-02
DE69332458T2 (de) 2003-03-20
US5511210A (en) 1996-04-23
DE69332458D1 (de) 2002-12-05
CA2098674A1 (en) 1993-12-19
EP0926603A1 (de) 1999-06-30
EP0926603B1 (de) 2002-10-30
EP0574909B1 (de) 2000-11-08

Similar Documents

Publication Publication Date Title
DE69329630D1 (de) Vorrichtung zur Vektorverarbeitung
DE69325334T2 (de) Vorrichtung zur Unterbrechungsverarbeitung
DE69132076D1 (de) Vorrichtung zur Bildverarbeitung
DE69316419T2 (de) Vorrichtung zur feinelektrochemischen Bearbeitung
DE69032318D1 (de) Vorrichtung zur Bildverarbeitung
DE69427247D1 (de) Gerät zur Bildverarbeitung
DE69325037T2 (de) Vorrichtung zur verbesserten insufflation
DE69128006D1 (de) Vorrichtung zur orthogonalen Transformationskodierung
DE69331031D1 (de) Vorrichtung zur parallelen Bilderzeugung
DE69322423T2 (de) Vorrichtung zur Detektion von Bewegungsvektoren
DE69412619D1 (de) Vorrichtung zur materialbearbeitung
DE69123534D1 (de) Schwenkbare Vorrichtung
DE69308301D1 (de) Vorrichtung zur halterung von kleiderbügel
DE69528685T2 (de) Vorrichtung zur Vektorquantifizierung
DE69333662D1 (de) Vorrichtung zur Detektion von Bewegungsvektoren
DE69126250D1 (de) Vorrichtung zur Bildverarbeitung
DE69526017D1 (de) Vorrichtung zur Vektorquantisierung
DE69416250T2 (de) Vorrichtung zur oberflächenbehandlung
DE69635742D1 (de) Vorrichtung zur Kartenverarbeitung
DE69428817D1 (de) Vorrichtung zur Kartenverarbeitung
DE69121627D1 (de) Vorrichtung zur Detektion von Bewegungsvektor
DE69024317D1 (de) Vorrichtung zur Dokumentverarbeitung
DE69216578D1 (de) Vorrichtung für Signalverarbeitung
DE69319170T2 (de) Vorrichtung zur Bildtransformation
DE69231917D1 (de) Vorrichtung zur entfernung von abschaum

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee