DE69325900D1 - Verfahren und schaltung zur fehlerkorrektur - Google Patents

Verfahren und schaltung zur fehlerkorrektur

Info

Publication number
DE69325900D1
DE69325900D1 DE69325900T DE69325900T DE69325900D1 DE 69325900 D1 DE69325900 D1 DE 69325900D1 DE 69325900 T DE69325900 T DE 69325900T DE 69325900 T DE69325900 T DE 69325900T DE 69325900 D1 DE69325900 D1 DE 69325900D1
Authority
DE
Germany
Prior art keywords
circuit
error correction
correction
error
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69325900T
Other languages
English (en)
Other versions
DE69325900T2 (de
Inventor
Mamoru Akita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Application granted granted Critical
Publication of DE69325900D1 publication Critical patent/DE69325900D1/de
Publication of DE69325900T2 publication Critical patent/DE69325900T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B5/00—Recording by magnetisation or demagnetisation of a record carrier; Reproducing by magnetic means; Record carriers therefor
    • G11B5/02—Recording, reproducing, or erasing methods; Read, write or erase circuits therefor
    • G11B5/09—Digital recording

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Algebra (AREA)
  • General Physics & Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Correction Of Errors (AREA)
DE69325900T 1992-12-25 1993-12-22 Verfahren und schaltung zur fehlerkorrektur Expired - Lifetime DE69325900T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP35825692A JP3170920B2 (ja) 1992-12-25 1992-12-25 エラー訂正方法及び訂正回路
PCT/JP1993/001854 WO1994015406A1 (en) 1992-12-25 1993-12-22 Method of and circuit for correcting errors

Publications (2)

Publication Number Publication Date
DE69325900D1 true DE69325900D1 (de) 1999-09-09
DE69325900T2 DE69325900T2 (de) 2000-02-17

Family

ID=18458349

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69325900T Expired - Lifetime DE69325900T2 (de) 1992-12-25 1993-12-22 Verfahren und schaltung zur fehlerkorrektur

Country Status (6)

Country Link
US (1) US5541940A (de)
EP (1) EP0629052B1 (de)
JP (1) JP3170920B2 (de)
KR (1) KR100253043B1 (de)
DE (1) DE69325900T2 (de)
WO (1) WO1994015406A1 (de)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100234400B1 (ko) * 1997-01-17 1999-12-15 윤종용 디지탈 비디오 디스크 시스템의 에러 정정 장치 및 방법
US7395468B2 (en) * 2004-03-23 2008-07-01 Broadcom Corporation Methods for debugging scan testing failures of integrated circuits
US7581150B2 (en) 2004-09-28 2009-08-25 Broadcom Corporation Methods and computer program products for debugging clock-related scan testing failures of integrated circuits
US7500165B2 (en) 2004-10-06 2009-03-03 Broadcom Corporation Systems and methods for controlling clock signals during scan testing integrated circuits
US20060080583A1 (en) * 2004-10-07 2006-04-13 International Business Machines Corporation Store scan data in trace arrays for on-board software access
US7627798B2 (en) * 2004-10-08 2009-12-01 Kabushiki Kaisha Toshiba Systems and methods for circuit testing using LBIST
US7804599B2 (en) * 2008-07-24 2010-09-28 MGM Instruments, Inc. Fluid volume verification system
US10601448B2 (en) * 2017-06-16 2020-03-24 International Business Machines Corporation Reduced latency error correction decoding

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4312069A (en) * 1980-02-07 1982-01-19 Bell Telephone Laboratories, Incorporated Serial encoding-decoding for cyclic block codes
CA1196106A (en) * 1982-04-28 1985-10-29 Tsuneo Furuya Method and apparatus for error correction
US4488302A (en) * 1983-02-11 1984-12-11 At&T Bell Laboratories Burst error correction using cyclic block codes
US4555784A (en) * 1984-03-05 1985-11-26 Ampex Corporation Parity and syndrome generation for error detection and correction in digital communication systems
JPS62137924A (ja) * 1985-12-12 1987-06-20 Nec Home Electronics Ltd リ−ドソロモン符号・復号方式の誤り位置決定回路
KR910005644B1 (ko) * 1986-09-19 1991-08-01 가부시키가이샤 도시바 디스크재생장치
FR2628862B1 (fr) * 1988-03-17 1993-03-12 Thomson Csf Multiplieur-additionneur parametrable dans les corps de galois, et son utilisation dans un processeur de traitement de signal numerique
EP0341862B1 (de) * 1988-05-12 1996-01-10 Quantum Corporation Fehlerortungssystem
US5099484A (en) * 1989-06-09 1992-03-24 Digital Equipment Corporation Multiple bit error detection and correction system employing a modified Reed-Solomon code incorporating address parity and catastrophic failure detection
JP2665268B2 (ja) * 1990-05-25 1997-10-22 ナショナル サイエンス カウンシル サイクリックコードのステップ・バイ・ステップ型復号方法及び復号器

Also Published As

Publication number Publication date
EP0629052A1 (de) 1994-12-14
KR940015980A (ko) 1994-07-22
EP0629052B1 (de) 1999-08-04
DE69325900T2 (de) 2000-02-17
EP0629052A4 (de) 1995-11-29
JPH06197025A (ja) 1994-07-15
KR100253043B1 (ko) 2000-05-01
US5541940A (en) 1996-07-30
JP3170920B2 (ja) 2001-05-28
WO1994015406A1 (en) 1994-07-07

Similar Documents

Publication Publication Date Title
DE69423573T2 (de) Verfahren und Schaltung zur Bildverbesserung
DE69435047D1 (de) Schaltung und Verfahren zur parallelen Addition und Mittelwertbildung
DE69029484T2 (de) Verfahren und Anordnung zur Fehlerkorrektur
DE69133458D1 (de) Verfahren zur Sprachquantisierung und Fehlerkorrektur
DE69119610T2 (de) Verfahren zur mikro-einkapselung von hyperbarem gas
DE69309550T2 (de) Verfahren und Gerät zur Fehlerkorrektur bei der Farbenübereinandersetzung
DE69430838T2 (de) Schaltung und Verfahren zur parallelen Verschiebung und Addition
DE69031294D1 (de) Einrichtung und Verfahren zur Fehlererkennung und Fehlerkorrektur
DE69231281T2 (de) Zusammensetzung und verfahren zur ulcusprävention und -behandlung
DE69320753T2 (de) Rasterabtastmikroskop und Verfahren zur Steuerfehlerkorrektur
DE69530069T2 (de) Schaltung und verfahren zur unterdrückung von funkstörungen
DE69431723T2 (de) Leiterplatte und verfahren zu deren herstellung
DE19681072T1 (de) Verstärkerschaltung und Verfahren zur Abstimmung der Verstärkerschaltung
DE3483375D1 (de) Verfahren und system zur fehlerkorrektur.
DE69332556T2 (de) Verfahren zur Mehrfehlerkorrektur
DE59208514D1 (de) Verfahren und Schaltung zur Korrektur von Abschattungen
DE69322213T2 (de) Vorrichtung und Verfahren zur Kompensation von Positionierfehlern
DE69417297T2 (de) Schaltung und Verfahren zur Unterdrückung von Störsignalen
DE69509691T2 (de) Verfahren zur Korrektur und Glättung von Bildelementen
DE69325900D1 (de) Verfahren und schaltung zur fehlerkorrektur
DE69313315D1 (de) Verfahren zur Kontrastkorrektur
DE69326009D1 (de) Verfahren zur Lotbeschichtung und Lötpaste dafür
DE69125751D1 (de) Schaltkreis und Verfahren zur Festlegung von Verzögerungsdaten
DE69423073D1 (de) Schaltung und Verfahren zur Verschiebung und Abrundung
DE69227559D1 (de) Verfahren und Vorrichtung zur Bewegungsaperturkorrektur

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8320 Willingness to grant licences declared (paragraph 23)