DE69231174D1 - Verfahren und Vorrichtung für Register zum atomaren Zugriff mit Einzelbit-Setzen und -Rücksetzen ohne programmierte gegenseitige Verriegelung - Google Patents

Verfahren und Vorrichtung für Register zum atomaren Zugriff mit Einzelbit-Setzen und -Rücksetzen ohne programmierte gegenseitige Verriegelung

Info

Publication number
DE69231174D1
DE69231174D1 DE69231174T DE69231174T DE69231174D1 DE 69231174 D1 DE69231174 D1 DE 69231174D1 DE 69231174 T DE69231174 T DE 69231174T DE 69231174 T DE69231174 T DE 69231174T DE 69231174 D1 DE69231174 D1 DE 69231174D1
Authority
DE
Germany
Prior art keywords
interlocking
programmed
reset
single bit
bit set
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69231174T
Other languages
English (en)
Other versions
DE69231174T2 (de
Inventor
Charles E Narad
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Application granted granted Critical
Publication of DE69231174D1 publication Critical patent/DE69231174D1/de
Publication of DE69231174T2 publication Critical patent/DE69231174T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G06F9/526—Mutual exclusion algorithms
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30018—Bit or string instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30087—Synchronisation or serialisation instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2209/00—Indexing scheme relating to G06F9/00
    • G06F2209/52—Indexing scheme relating to G06F9/52
    • G06F2209/521—Atomic

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
DE69231174T 1991-09-27 1992-09-23 Verfahren und Vorrichtung für Register zum atomaren Zugriff mit Einzelbit-Setzen und -Rücksetzen ohne programmierte gegenseitige Verriegelung Expired - Fee Related DE69231174T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/767,122 US5287503A (en) 1991-09-27 1991-09-27 System having control registers coupled to a bus whereby addresses on the bus select a control register and a function to be performed on the control register

Publications (2)

Publication Number Publication Date
DE69231174D1 true DE69231174D1 (de) 2000-07-20
DE69231174T2 DE69231174T2 (de) 2001-03-01

Family

ID=25078543

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69231174T Expired - Fee Related DE69231174T2 (de) 1991-09-27 1992-09-23 Verfahren und Vorrichtung für Register zum atomaren Zugriff mit Einzelbit-Setzen und -Rücksetzen ohne programmierte gegenseitige Verriegelung

Country Status (5)

Country Link
US (1) US5287503A (de)
EP (1) EP0535820B1 (de)
JP (1) JP3381733B2 (de)
KR (1) KR970011207B1 (de)
DE (1) DE69231174T2 (de)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2078913A1 (en) * 1991-12-12 1993-06-13 John J. Reilly Interprocessor communication system and method for multiprocessor circuitry
JP2688164B2 (ja) * 1993-07-26 1997-12-08 インターナショナル・ビジネス・マシーンズ・コーポレイション 情報処理システム
US5574922A (en) * 1994-06-17 1996-11-12 Apple Computer, Inc. Processor with sequences of processor instructions for locked memory updates
JP2682469B2 (ja) * 1994-09-20 1997-11-26 日本電気株式会社 命令コード符号化方式
DE69516817T2 (de) * 1994-11-14 2000-12-07 Nec Corp Peripheriegerät zur Ausführung von Bitfeldbefehlen
JPH0916472A (ja) * 1995-07-04 1997-01-17 Fujitsu Ltd キャッシュメモリ試験方法
US5790888A (en) * 1996-08-12 1998-08-04 Seeq Technology, Inc. State machine for selectively performing an operation on a single or a plurality of registers depending upon the register address specified in a packet
US6230219B1 (en) * 1997-11-10 2001-05-08 International Business Machines Corporation High performance multichannel DMA controller for a PCI host bridge with a built-in cache
US6484251B1 (en) * 1999-10-14 2002-11-19 International Business Machines Corporation Updating condition status register based on instruction specific modification information in set/clear pair upon instruction commit in out-of-order processor
US6795901B1 (en) 1999-12-17 2004-09-21 Alliant Techsystems Inc. Shared memory interface with conventional access and synchronization support
US6782440B2 (en) * 2000-07-26 2004-08-24 T.N.S. Holdings, Inc. Resource locking and thread synchronization in a multiprocessor environment
DE10103546A1 (de) * 2001-01-26 2002-08-01 Thomson Brandt Gmbh Verfahren zum Steuern einer Peripherieeinrichtung mittels einer Zentraleinrichtung sowie Einrichtungen zur Nutzung des Verfahrens
IL157509A0 (en) 2001-02-24 2004-03-28 Ibm Low latency memory access and synchronization
US20030126414A1 (en) * 2002-01-02 2003-07-03 Grochowski Edward T. Processing partial register writes in an out-of order processor
US7174405B1 (en) * 2003-06-06 2007-02-06 Cisco Technology, Inc. Method and system for replacing a read-modify-write operation with an atomic set-bits or clear-bits operation
US7529895B2 (en) 2003-08-22 2009-05-05 International Business Machines Corporation Method for prefetching non-contiguous data structures
WO2006057208A1 (ja) * 2004-11-26 2006-06-01 International Business Machines Corporation マルチプロセッサシステム及びそれにおける排他制御方法
WO2010029682A1 (ja) * 2008-09-10 2010-03-18 株式会社ルネサステクノロジ 情報処理装置
US8397005B2 (en) 2010-03-16 2013-03-12 St-Ericsson Sa Masked register write method and apparatus
JP5527028B2 (ja) 2010-06-07 2014-06-18 株式会社ジェイテクト ボール螺子装置及び電動パワーステアリング装置
US9063831B1 (en) * 2012-12-21 2015-06-23 Cadence Design Systems, Inc. Method and apparatus for optimizing access to control registers in an emulation chip
US9916217B2 (en) * 2016-01-05 2018-03-13 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Accessing hidden diagnostic registers
US11928329B2 (en) * 2021-12-02 2024-03-12 Nxp B.V. System and method for managing access to registers

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4085106A (en) * 1976-01-07 1978-04-18 E. I. Du Pont De Nemours And Company Bicyclic and tricyclic trisaminomethanes
JPS6037477B2 (ja) * 1976-06-02 1985-08-26 株式会社日立製作所 デイスプレイ装置
US4086658A (en) * 1976-10-04 1978-04-25 International Business Machines Corporation Input/output and diagnostic arrangements for programmable machine controllers having multiprogramming capabilities
US4194241A (en) * 1977-07-08 1980-03-18 Xerox Corporation Bit manipulation circuitry in a microprocessor
JPS60702B2 (ja) * 1978-08-30 1985-01-09 株式会社東芝 通信制御装置
US4520439A (en) * 1981-01-05 1985-05-28 Sperry Corporation Variable field partial write data merge
JPS59103153A (ja) * 1982-12-06 1984-06-14 Fujitsu Ltd デ−タ処理装置
US4663728A (en) * 1984-06-20 1987-05-05 Weatherford James R Read/modify/write circuit for computer memory operation
US5201039A (en) * 1987-09-30 1993-04-06 Mitsubishi Denki Kabushiki Kaisha Multiple address-space data processor with addressable register and context switching
US4862155A (en) * 1987-10-26 1989-08-29 Tektronix, Inc. Graphic display system with secondary pixel image storage
JPH02284229A (ja) * 1989-04-25 1990-11-21 Nec Corp マイクロプロセッサの状態記憶装置

Also Published As

Publication number Publication date
DE69231174T2 (de) 2001-03-01
JP3381733B2 (ja) 2003-03-04
KR930006541A (ko) 1993-04-21
EP0535820A2 (de) 1993-04-07
KR970011207B1 (ko) 1997-07-08
EP0535820B1 (de) 2000-06-14
EP0535820A3 (en) 1994-07-27
US5287503A (en) 1994-02-15
JPH05324572A (ja) 1993-12-07

Similar Documents

Publication Publication Date Title
DE69231174T2 (de) Verfahren und Vorrichtung für Register zum atomaren Zugriff mit Einzelbit-Setzen und -Rücksetzen ohne programmierte gegenseitige Verriegelung
DE69220572T2 (de) Verfahren und vorrichtung zum testen von venenklappen
DE69026252D1 (de) Verfahren und Vorrichtung zum elektronischen Datenaustausch
DE69222877D1 (de) Verfahren und Vorrichtung zum Speicherzugriff
DE69124356D1 (de) Vorrichtung und verfahren zum transferdrucken
DE4497149T1 (de) Verfahren und Vorrichtung zum Replizieren von Daten
DE69225335T2 (de) Methode und apparat zum testen von elektronischen zählern
DE69424118D1 (de) Verfahren und Vorrichtung zum Datenempfang
DE68922948D1 (de) Verfahren und Vorrichtung zum Aufzeichnen durch Thermoübertragung.
DE69425338T2 (de) Verfahren und Vorrichtung zum Einsparen von Druckerspeicher
DE3484465D1 (de) Verfahren und geraet zum kopierschutz magnetischer speicher.
DE69231197D1 (de) Verfahren und Vorrichtung für eine verbesserte Speicherarchitektur
DE59308518D1 (de) Verfahren und Vorrichtung zum Entwickeln von strahlungsempfindlichen, belichteten Druckformen
DE69428431T2 (de) Verfahren und vorrichtung zum druckformen
DE69230132T2 (de) Verfahren und Vorrichtung zum Drucken
DE69433026D1 (de) Verfahren und Vorrichtung zum Datenverarbeiten mit mehreren Statusbitgruppen
DE3884046D1 (de) Verfahren und Vorrichtung zum Markieren photographischer Aufträge.
DE69211728D1 (de) Immunoassay-Element und Verfahren zum Immuntest
DE69221141T2 (de) Verfahren und vorrichtung zum prüfen von geld
DE69132520T2 (de) Vorrichtung und Verfahren zum Unterscheiden von Münzen
DE69607151D1 (de) Vorrichtung und verfahren zum überprüfen von kernreaktorsteuerstabbündel
DE69212057T2 (de) Verfahren und Gerät zum Drucken
DE68920098D1 (de) Verfahren und Vorrichtung zum Aufzeichnen durch Thermoübertragung.
DE69208752D1 (de) Verfahren und Vorrichtung für Thermo-Aufzeichnung durch Übertragung und zugehörige Farbpapierkassette
AT400201B (de) Verfahren zum betreiben einer regeleinrichtung und vorrichtung zu seiner durchführung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee