DE69223714D1 - Halbleiter-Speichereinrichtung und Verfahren zur Output-Kontrolle - Google Patents

Halbleiter-Speichereinrichtung und Verfahren zur Output-Kontrolle

Info

Publication number
DE69223714D1
DE69223714D1 DE69223714T DE69223714T DE69223714D1 DE 69223714 D1 DE69223714 D1 DE 69223714D1 DE 69223714 T DE69223714 T DE 69223714T DE 69223714 T DE69223714 T DE 69223714T DE 69223714 D1 DE69223714 D1 DE 69223714D1
Authority
DE
Germany
Prior art keywords
memory device
control method
semiconductor memory
output control
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69223714T
Other languages
English (en)
Other versions
DE69223714T2 (de
Inventor
Koichi Nagase
Akio Nakayama
Tetsuya Aono
Yutaka Ikeda
Yoshinori Mizugai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of DE69223714D1 publication Critical patent/DE69223714D1/de
Application granted granted Critical
Publication of DE69223714T2 publication Critical patent/DE69223714T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4096—Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/106—Data output latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10—Aspects relating to interfaces of memory device to external buses
    • G11C2207/108—Wide data ports

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Databases & Information Systems (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
DE69223714T 1991-09-27 1992-09-23 Halbleiter-Speichereinrichtung und Verfahren zur Output-Kontrolle Expired - Fee Related DE69223714T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3249552A JPH0589663A (ja) 1991-09-27 1991-09-27 半導体記憶装置およびその出力制御方法

Publications (2)

Publication Number Publication Date
DE69223714D1 true DE69223714D1 (de) 1998-02-05
DE69223714T2 DE69223714T2 (de) 1998-05-20

Family

ID=17194693

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69223714T Expired - Fee Related DE69223714T2 (de) 1991-09-27 1992-09-23 Halbleiter-Speichereinrichtung und Verfahren zur Output-Kontrolle

Country Status (5)

Country Link
US (1) US5309398A (de)
EP (1) EP0534394B1 (de)
JP (1) JPH0589663A (de)
KR (1) KR950014551B1 (de)
DE (1) DE69223714T2 (de)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6525971B2 (en) 1995-06-30 2003-02-25 Micron Technology, Inc. Distributed write data drivers for burst access memories
US6804760B2 (en) * 1994-12-23 2004-10-12 Micron Technology, Inc. Method for determining a type of memory present in a system
US5526320A (en) 1994-12-23 1996-06-11 Micron Technology Inc. Burst EDO memory device
US5610864A (en) 1994-12-23 1997-03-11 Micron Technology, Inc. Burst EDO memory device with maximized write cycle timing
US7681005B1 (en) * 1996-01-11 2010-03-16 Micron Technology, Inc. Asynchronously-accessible memory device with mode selection circuitry for burst or pipelined operation
US6981126B1 (en) * 1996-07-03 2005-12-27 Micron Technology, Inc. Continuous interleave burst access
US6401186B1 (en) 1996-07-03 2002-06-04 Micron Technology, Inc. Continuous burst memory which anticipates a next requested start address
DE69626815T2 (de) * 1996-09-19 2003-12-11 St Microelectronics Srl Steuerschaltung für Ausgangspuffer, insbesondere für eine nichtflüchtige Speicheranordnung
KR100498412B1 (ko) * 1997-11-13 2005-09-14 삼성전자주식회사 반도체메모리장치의칼럼어드레스스트로브신호입력회로
JP3461290B2 (ja) 1998-07-30 2003-10-27 富士通株式会社 バッファアクセス制御回路
DE102005046364A1 (de) * 2005-09-28 2007-04-05 Infineon Technologies Ag Integrierter Halbleiterspeicher mit reduzierter Anzahl von Adressanschlüssen
US9953952B2 (en) * 2008-08-20 2018-04-24 Infineon Technologies Ag Semiconductor device having a sealant layer including carbon directly contact the chip and the carrier

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5441187B2 (de) * 1973-11-30 1979-12-07
DE2948159C2 (de) * 1979-11-29 1983-10-27 Siemens AG, 1000 Berlin und 8000 München Integrierter Speicherbaustein mit wählbaren Betriebsfunktionen
EP0057815B1 (de) * 1981-02-05 1988-04-20 International Business Machines Corporation Seitenadressierungsanordnung und Anwendungsmethode
JPS5891590A (ja) * 1981-11-27 1983-05-31 Fujitsu Ltd メモリシステム
JPS6167154A (ja) * 1984-09-11 1986-04-07 Fujitsu Ltd 半導体記憶装置
KR970008786B1 (ko) * 1987-11-02 1997-05-29 가부시기가이샤 히다찌세이사꾸쇼 반도체 집적회로
JPH02226580A (ja) * 1989-02-27 1990-09-10 Mitsubishi Electric Corp 半導体記憶素子のデータ読み出し方式
JPH0330183A (ja) * 1989-06-28 1991-02-08 Nec Corp メモリ制御方式
JP2715009B2 (ja) * 1991-05-16 1998-02-16 三菱電機株式会社 ダイナミックランダムアクセスメモリ装置

Also Published As

Publication number Publication date
EP0534394A2 (de) 1993-03-31
KR950014551B1 (ko) 1995-12-05
EP0534394A3 (de) 1994-12-28
US5309398A (en) 1994-05-03
JPH0589663A (ja) 1993-04-09
EP0534394B1 (de) 1997-12-29
KR930006722A (ko) 1993-04-21
DE69223714T2 (de) 1998-05-20

Similar Documents

Publication Publication Date Title
DE69528851D1 (de) Einchipsteuerungsspeicheranordnung und eine Speicherarchitektur und Verfahren zur Inbetriebnahme derselben
DE69331534T2 (de) Halbleiter-Speicherbauteil und Verfahren zu seiner Herstellung
DE69230055T2 (de) Hinweisvorrichtung und steuerungsverfahren
DE69133585D1 (de) Einrichtung und Verfahren zur Herstellungssteuerung
DE69428658T2 (de) Nichtflüchtige Halbleiterspeicheranordnung und Verfahren zur Herstellung
ITMI921873A0 (it) Dispositivo semiconduttore e metodo per fabbicarlo
DE69232236T2 (de) Halbleiter-sensor und seine herstellungsmethode
DE69119787D1 (de) Apherese verfahren und vorrichtung dafuer
DE69323127T2 (de) Halbleitervorrichtung und Herstellungsverfahren
DE69628056T2 (de) Halbleiterspeicheranordnung und Verfahren zur Steuerung
DE69224404T2 (de) Verfahren und Vorrichtung zur Heizleistungssteuerung
DE69217738D1 (de) Permanenter Halbleiterspeicher und seine Arbeitsweise
DE69631315D1 (de) Halbleiterspeicheranordnung und Verfahren zur Herstellung
DE69331677T2 (de) Halbleiter-Speicherbauteil und Verfahren zu seiner Herstellung
DE69407318T2 (de) Nichtflüchtige Halbleiterspeicheranordnung und Verfahren zur Herstellung
DE69223714D1 (de) Halbleiter-Speichereinrichtung und Verfahren zur Output-Kontrolle
DE69327604D1 (de) Ausgabegerät und Verfahren
DE69229314D1 (de) Halbleiteranordnung und Verfahren zur Herstellung
DE69128963D1 (de) Halbleitervorrichtung und Verfahren zu seiner Herstellung
DE69330039D1 (de) Gerät und Ausgabesteuerungsverfahren
DE69327893D1 (de) Ausgabesteuerverfahren und -gerät
DE69227290D1 (de) Halbleiteranordnung und Verfahren zur Herstellung
DE69431857T2 (de) Ausgabeverfahren und -gerät
DE69416619T2 (de) Halbleiterspeicheranordnung und Verfahren zur Herstellung
DE69221379D1 (de) Halbleiter-Speicherbauteil und Verfahren zur Herstellung desselben

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee