DE69217663T2 - Vorrichtung mit paralleler prozessor matrix - Google Patents

Vorrichtung mit paralleler prozessor matrix

Info

Publication number
DE69217663T2
DE69217663T2 DE69217663T DE69217663T DE69217663T2 DE 69217663 T2 DE69217663 T2 DE 69217663T2 DE 69217663 T DE69217663 T DE 69217663T DE 69217663 T DE69217663 T DE 69217663T DE 69217663 T2 DE69217663 T2 DE 69217663T2
Authority
DE
Germany
Prior art keywords
parallel processor
processor matrix
matrix
parallel
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69217663T
Other languages
English (en)
Other versions
DE69217663D1 (de
Inventor
Thierry Collette
Josef Kaiser
Renaud Schmit
Hassane Es-Safi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Original Assignee
Commissariat a lEnergie Atomique CEA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Commissariat a lEnergie Atomique CEA filed Critical Commissariat a lEnergie Atomique CEA
Application granted granted Critical
Publication of DE69217663D1 publication Critical patent/DE69217663D1/de
Publication of DE69217663T2 publication Critical patent/DE69217663T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17337—Direct connection machines, e.g. completely connected computers, point to point communication networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
DE69217663T 1991-07-30 1992-07-30 Vorrichtung mit paralleler prozessor matrix Expired - Lifetime DE69217663T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9109649A FR2680026B1 (fr) 1991-07-30 1991-07-30 Architecture de systeme en tableau de processeurs a structure parallele.
PCT/FR1992/000751 WO1993003441A1 (fr) 1991-07-30 1992-07-30 Architecture de systeme en tableau de processeurs a structure parallele

Publications (2)

Publication Number Publication Date
DE69217663D1 DE69217663D1 (de) 1997-04-03
DE69217663T2 true DE69217663T2 (de) 1997-09-04

Family

ID=9415701

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69217663T Expired - Lifetime DE69217663T2 (de) 1991-07-30 1992-07-30 Vorrichtung mit paralleler prozessor matrix

Country Status (7)

Country Link
US (1) US5504918A (de)
EP (1) EP0597028B1 (de)
JP (1) JPH06509671A (de)
CA (1) CA2113435C (de)
DE (1) DE69217663T2 (de)
FR (1) FR2680026B1 (de)
WO (1) WO1993003441A1 (de)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2710993B1 (fr) * 1993-10-04 1995-11-24 Commissariat Energie Atomique Procédé et système d'interconnexion pour la gestion de messages dans un réseau de processeurs à structure parallèle.
FR2742560B1 (fr) * 1995-12-19 1998-01-16 Commissariat Energie Atomique Architecture de systeme en tableau de processeurs a structures paralleles multiples
US5903771A (en) * 1996-01-16 1999-05-11 Alacron, Inc. Scalable multi-processor architecture for SIMD and MIMD operations
JPH10232788A (ja) * 1996-12-17 1998-09-02 Fujitsu Ltd 信号処理装置及びソフトウェア
GB2367732B (en) * 1997-05-01 2002-09-04 Hewlett Packard Co High speed interconnect bus
US5907691A (en) * 1997-05-01 1999-05-25 Hewlett-Packard Co. Dual pipelined interconnect
US5909562A (en) * 1997-05-01 1999-06-01 Hewlett-Packard Co. Backup FIFO in-line storage
US5911056A (en) * 1997-05-01 1999-06-08 Hewlett-Packard Co. High speed interconnect bus
DE19816153B4 (de) * 1997-05-01 2005-06-23 Hewlett-Packard Development Co., L.P., Houston Busverbindungssystem
ES2129004B1 (es) * 1997-09-12 2000-01-01 Consejo Superior Investigacion Sistema de ensayos no destructivos de arquitectura segmentada (sendas).
US6513108B1 (en) * 1998-06-29 2003-01-28 Cisco Technology, Inc. Programmable processing engine for efficiently processing transient data
EP2320322A3 (de) * 1998-12-21 2011-08-03 Advanced Micro Devices, Inc. Einsparung der Systemspeicherbandbreite und Aufrechterhaltung der Cachespeicherkohärenz mit Speicherannulierungsnachrichten
CA2480081C (en) 2002-03-22 2007-06-19 Michael F. Deering Scalable high performance 3d graphics
US7447872B2 (en) * 2002-05-30 2008-11-04 Cisco Technology, Inc. Inter-chip processor control plane communication
CA2504222C (en) * 2002-10-22 2012-05-22 Jason A. Sullivan Robust customizable computer processing system
KR101197513B1 (ko) * 2002-10-22 2012-11-09 제이슨 에이. 설리반 동적 모듈식 처리 유닛을 제공하기 위한 시스템 및 방법
US7256991B2 (en) * 2002-10-22 2007-08-14 Sullivan Jason A Non-peripherals processing control module having improved heat dissipating properties
US7515156B2 (en) * 2003-01-08 2009-04-07 Hrl Laboratories, Llc Method and apparatus for parallel speculative rendering of synthetic images
US20050138324A1 (en) * 2003-12-19 2005-06-23 International Business Machines Corporation Processing unit having a dual channel bus architecture
US7007128B2 (en) * 2004-01-07 2006-02-28 International Business Machines Corporation Multiprocessor data processing system having a data routing mechanism regulated through control communication
US7308558B2 (en) * 2004-01-07 2007-12-11 International Business Machines Corporation Multiprocessor data processing system having scalable data interconnect and data routing mechanism
US20060041715A1 (en) * 2004-05-28 2006-02-23 Chrysos George Z Multiprocessor chip having bidirectional ring interconnect
US20060026214A1 (en) * 2004-07-29 2006-02-02 International Business Machines Corporation Switching from synchronous to asynchronous processing
US7500043B2 (en) * 2005-04-22 2009-03-03 Altrix Logic, Inc. Array of data processing elements with variable precision interconnect
JP4483991B2 (ja) * 2006-03-03 2010-06-16 日本電気株式会社 高速ｐｅ間データ再配置機能を有するプロセッサアレイシステム
US7990724B2 (en) 2006-12-19 2011-08-02 Juhasz Paul R Mobile motherboard
JP5460156B2 (ja) * 2009-07-14 2014-04-02 キヤノン株式会社 データ処理装置
JP5835942B2 (ja) * 2010-06-25 2015-12-24 キヤノン株式会社 画像処理装置、その制御方法及びプログラム

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4719622A (en) * 1985-03-15 1988-01-12 Wang Laboratories, Inc. System bus means for inter-processor communication
JP2781550B2 (ja) * 1985-05-10 1998-07-30 株式会社日立製作所 並列処理計算機
EP0367182A3 (de) * 1988-10-31 1992-07-22 Bts Broadcast Television Systems Gmbh Digitales Hochgeschwindigkeits-Rechersystem
US5218709A (en) * 1989-12-28 1993-06-08 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Special purpose parallel computer architecture for real-time control and simulation in robotic applications
US5208900A (en) * 1990-10-22 1993-05-04 Motorola, Inc. Digital neural network computation ring

Also Published As

Publication number Publication date
EP0597028A1 (de) 1994-05-18
JPH06509671A (ja) 1994-10-27
DE69217663D1 (de) 1997-04-03
WO1993003441A1 (fr) 1993-02-18
CA2113435A1 (fr) 1993-02-18
EP0597028B1 (de) 1997-02-26
CA2113435C (fr) 2003-01-14
FR2680026B1 (fr) 1996-12-20
US5504918A (en) 1996-04-02
FR2680026A1 (fr) 1993-02-05

Similar Documents

Publication Publication Date Title
DE69217663T2 (de) Vorrichtung mit paralleler prozessor matrix
DE69224568D1 (de) Multiprozessorvorrichtung
DE68917404D1 (de) Matrixanzeigegerät.
DE69221915D1 (de) Opto-lithographische Vorrichtung mit kraftkompensiertem Maschinengestell
DE69212387T2 (de) Intravenöse Vorrichtung
DE68911330D1 (de) Vorrichtung mit einem Ausrichtungsgestell.
DE69129877T2 (de) Datenverarbeitungsvorrichtung mit CPU
DE69313815T2 (de) Elektrotherapeutische Vorrichtung
DE68922417T2 (de) Elektro-optische Vorrichtung.
DE69215414T2 (de) Therapeutische Vorrichtung
DE68921437T2 (de) Elektrolumineszierende Vorrichtung.
DE69028218D1 (de) Bilderzeugungsgerät mit Prioritätsunterbrechung
DE69030066T2 (de) Rechner ausgestattet mit mehreren Prozessoren
DE69418643D1 (de) Bildverarbeitungsgerät mit mehreren Funktionen
DE69223478T2 (de) Photovoltaische Vorrichtung
DE69221664D1 (de) Optoelektronischen Vorrichtung
DE69220669D1 (de) Karde mit schutzeinrichtung
DE68914510T2 (de) Matrix-Anzeigevorrichtung.
DE69219186T2 (de) Elektrooptische Vorrichtung
DE68929337T2 (de) Datenverarbeitungsgerät
DE69207204D1 (de) Rücksichtvorrichtung
DE68922518T2 (de) Elektrooptische Vorrichtung.
DE69220537D1 (de) Planare Vorrichtung mit selbst-elektrooptischem Effekt
DE69232117D1 (de) Messgeraet mit einer akusto-optischen vorrichtung
DE9400891U1 (de) Optoelektronische Vorrichtung mit einstellbarer Ansprechempfindlichkeit

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
R071 Expiry of right

Ref document number: 597028

Country of ref document: EP