DE68923301D1 - Halbleiteranordnung mit einer dünnen isolierenden Schicht. - Google Patents

Halbleiteranordnung mit einer dünnen isolierenden Schicht.

Info

Publication number
DE68923301D1
DE68923301D1 DE68923301T DE68923301T DE68923301D1 DE 68923301 D1 DE68923301 D1 DE 68923301D1 DE 68923301 T DE68923301 T DE 68923301T DE 68923301 T DE68923301 T DE 68923301T DE 68923301 D1 DE68923301 D1 DE 68923301D1
Authority
DE
Germany
Prior art keywords
semiconductor device
insulating layer
thin insulating
thin
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE68923301T
Other languages
English (en)
Inventor
Taiji Ema
Kazunari Shirai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of DE68923301D1 publication Critical patent/DE68923301D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53271Conductive materials containing semiconductor material, e.g. polysilicon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4916Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03Making the capacitor or connections thereto
    • H10B12/033Making the capacitor or connections thereto the capacitor extending over the transistor
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/30DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/31DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
DE68923301T 1988-02-17 1989-02-17 Halbleiteranordnung mit einer dünnen isolierenden Schicht. Expired - Lifetime DE68923301D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3434688 1988-02-17

Publications (1)

Publication Number Publication Date
DE68923301D1 true DE68923301D1 (de) 1995-08-10

Family

ID=12411576

Family Applications (1)

Application Number Title Priority Date Filing Date
DE68923301T Expired - Lifetime DE68923301D1 (de) 1988-02-17 1989-02-17 Halbleiteranordnung mit einer dünnen isolierenden Schicht.

Country Status (2)

Country Link
EP (1) EP0329569B1 (de)
DE (1) DE68923301D1 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR960006880B1 (ko) * 1990-05-24 1996-05-23 가부시키가이샤 도시바 반도체 기억장치
KR950008385B1 (ko) * 1990-05-24 1995-07-28 삼성전자주식회사 반도체 소자의 워드라인 형성방법
JP2951082B2 (ja) * 1991-10-24 1999-09-20 株式会社東芝 半導体記憶装置およびその製造方法
JPH07240390A (ja) * 1994-02-28 1995-09-12 Fujitsu Ltd 半導体装置の製造方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3728590A (en) * 1971-04-21 1973-04-17 Fairchild Camera Instr Co Charge coupled devices with continuous resistor electrode
US3897282A (en) * 1972-10-17 1975-07-29 Northern Electric Co Method of forming silicon gate device structures with two or more gate levels
US4222816A (en) * 1978-12-26 1980-09-16 International Business Machines Corporation Method for reducing parasitic capacitance in integrated circuit structures

Also Published As

Publication number Publication date
EP0329569A3 (en) 1990-07-11
EP0329569B1 (de) 1995-07-05
EP0329569A2 (de) 1989-08-23

Similar Documents

Publication Publication Date Title
DE68923894D1 (de) Halbleitersubstrat mit dielektrischer Isolierung.
DE3776735D1 (de) Halbleitervorrichtung mit einer vergrabenen schicht.
DE68916083D1 (de) Halbleiteranordnung mit einer Metallisierungsschicht.
DE69322180T2 (de) Halbleiteranordnung mit einer Leiterschicht
DE3784757T2 (de) Metallisierte Halbleiteranordnung mit einer Zwischenschicht.
DE3880003T2 (de) Halbleiteranordnung mit einer leiterschicht unter dem kontaktfleck.
DE3851392D1 (de) Halbleiteranordnung mit einer Leiterschicht.
DE3778261D1 (de) Substrat mit mehrschichtiger verdrahtung.
DE68905265D1 (de) Glaskeramisches substrat mit einer elektrisch leitenden schicht.
DE69125047T2 (de) Halbleiteranordnung mit einer isolierenden Schicht
DE59103182D1 (de) Halbleiterelement mit einer silizium-schicht.
DE3885532D1 (de) Halbleiter-Speicherschaltung mit einer Verzögerungsschaltung.
DE69227334D1 (de) Halbleiteranordnung in einer Packung mit spannungsabsorbierender Schicht
DE58908152D1 (de) Halbleiterbauelement mit Passivierungsschicht.
DE69010034D1 (de) Halbleiteranordnung mit einer Schutzschaltung.
DE3856439T2 (de) Halbleiteranordnung mit einer zusammengesetzten isolierenden Zwischenschicht
DE69016283T3 (de) Substrat mit einer supraleitenden Schicht.
DE3888663T2 (de) Bipolare Halbleiteranordnung mit einer leitenden Rekombinationsschicht.
DE69219509D1 (de) Halbleiteranordnung mit Substrat
DE69124338D1 (de) Halbleitervorrichtung mit reflektierender Schicht
DE3888341D1 (de) Halbleitersubstrat mit einem supraleitenden Dünnfilm.
DE68923301D1 (de) Halbleiteranordnung mit einer dünnen isolierenden Schicht.
DE68918746T2 (de) Halbleitersubstrat mit dünner Supraleiterschicht.
DE68910705D1 (de) Integrierte Halbleiterschaltung mit einer Pegelumsetzungsschaltung.
DE3484747D1 (de) Halbleitersubstrat mit einer elektrisch isolierten halbleiteranordnung.

Legal Events

Date Code Title Description
8332 No legal effect for de