DE68919557D1 - Integrierte Halbleiterschaltung mit Ausgangspuffer. - Google Patents

Integrierte Halbleiterschaltung mit Ausgangspuffer.

Info

Publication number
DE68919557D1
DE68919557D1 DE68919557T DE68919557T DE68919557D1 DE 68919557 D1 DE68919557 D1 DE 68919557D1 DE 68919557 T DE68919557 T DE 68919557T DE 68919557 T DE68919557 T DE 68919557T DE 68919557 D1 DE68919557 D1 DE 68919557D1
Authority
DE
Germany
Prior art keywords
mode
circuit
output buffer
signal
semiconductor circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE68919557T
Other languages
English (en)
Other versions
DE68919557T2 (de
Inventor
Shigeru Intellectual Pr Atsumi
Sumio Intellectual Prop Tanaka
Junichi Intellectual Miyamoto
Nobuaki Intellectual P Ohtsuka
Keniti Intellectual Pr Imamiya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP63176721A external-priority patent/JPH0664126B2/ja
Priority claimed from JP4053689A external-priority patent/JPH07105151B2/ja
Application filed by Toshiba Corp filed Critical Toshiba Corp
Publication of DE68919557D1 publication Critical patent/DE68919557D1/de
Application granted granted Critical
Publication of DE68919557T2 publication Critical patent/DE68919557T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31701—Arrangements for setting the Unit Under Test [UUT] in a test mode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/30—Accessing single arrays
    • G11C29/34—Accessing multiple bits simultaneously
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/46—Test trigger logic
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Logic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Dram (AREA)
  • Tests Of Electronic Circuits (AREA)
DE68919557T 1988-07-15 1989-07-14 Integrierte Halbleiterschaltung mit Ausgangspuffer. Expired - Fee Related DE68919557T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP63176721A JPH0664126B2 (ja) 1988-07-15 1988-07-15 半導体集積回路
JP4053689A JPH07105151B2 (ja) 1989-02-21 1989-02-21 不揮発性半導体記憶装置

Publications (2)

Publication Number Publication Date
DE68919557D1 true DE68919557D1 (de) 1995-01-12
DE68919557T2 DE68919557T2 (de) 1995-05-04

Family

ID=26380004

Family Applications (1)

Application Number Title Priority Date Filing Date
DE68919557T Expired - Fee Related DE68919557T2 (de) 1988-07-15 1989-07-14 Integrierte Halbleiterschaltung mit Ausgangspuffer.

Country Status (4)

Country Link
US (1) US5046048A (de)
EP (1) EP0350943B1 (de)
KR (1) KR920001084B1 (de)
DE (1) DE68919557T2 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3118472B2 (ja) * 1991-08-09 2000-12-18 富士通株式会社 出力回路
US6434057B1 (en) * 2001-08-16 2002-08-13 United Microelectronics Corp. Memory device with a sense amplifier detection circuit to control an output buffer amplifier
KR20040101660A (ko) * 2003-05-26 2004-12-03 삼성전자주식회사 테스트용 신호 패스를 가지는 출력 버퍼 회로 및 이에대한 테스트 방법
US7061298B2 (en) * 2003-08-22 2006-06-13 Idaho Research Foundation, Inc. High voltage to low voltage level shifter

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4460985A (en) * 1982-02-19 1984-07-17 International Business Machines Corporation Sense amplifier for MOS static memory array
JPS6020387A (ja) * 1983-07-15 1985-02-01 Nec Corp メモリ回路
US4644265A (en) * 1985-09-03 1987-02-17 International Business Machines Corporation Noise reduction during testing of integrated circuit chips
US4733168A (en) * 1986-03-21 1988-03-22 Harris Corporation Test enabling circuit for enabling overhead test circuitry in programmable devices
US4752729A (en) * 1986-07-01 1988-06-21 Texas Instruments Incorporated Test circuit for VSLI integrated circuits
JPS6337270A (ja) * 1986-07-31 1988-02-17 Fujitsu Ltd 半導体装置
JPS63257999A (ja) * 1987-04-15 1988-10-25 Mitsubishi Electric Corp 半導体記憶装置

Also Published As

Publication number Publication date
EP0350943B1 (de) 1994-11-30
EP0350943A3 (de) 1991-07-24
KR900002333A (ko) 1990-02-28
EP0350943A2 (de) 1990-01-17
KR920001084B1 (ko) 1992-02-01
DE68919557T2 (de) 1995-05-04
US5046048A (en) 1991-09-03

Similar Documents

Publication Publication Date Title
DE68918040T2 (de) Integrierte Halbleiterschaltung mit Ein- und Ausgangsanschlüssen, die einen unabhängigen Verbindungstest erlauben.
EP0446550A3 (en) Per-pin integrated circuit test system having for each pin an n-bit interface
EP0213037A3 (de) Halbleiterspeichergerät mit Prüfmustergeberschaltung
DE68921086T2 (de) Integrierte Halbleiterschaltkreisanordnung mit verbesserter Eingangs-/ Ausgangsschnittstellenschaltung.
DE69624791D1 (de) Zweiwegsignalübertragungsanordnung
EP0805557A3 (de) Vorrichtung mit integrierter Halbleiterschaltung
FI940202A (fi) Laite värähtelyjen generoimiseksi sekä sen käyttö
EP0401521A3 (de) Halbleiterspeicheranordnung
EP0492609A3 (en) Semiconductor device with voltage stress testing pads
KR920015364A (ko) 출력 버퍼회로
DE3883160D1 (de) Eingangs-/ausgangs-puffer fuer eine integrierte schaltung.
KR900004571B1 (en) Large scale intergrated circuit
DE68919557T2 (de) Integrierte Halbleiterschaltung mit Ausgangspuffer.
DE69531597D1 (de) Testmethode und flipflop mit mutter- und tochtereinheit umfassender elektronischer schaltkreis
KR890004499A (ko) 저항수단을 이용한 씨 모스 티티엘 인푸트 버퍼
EP0317939A3 (de) Eingangsschaltung, die in eine Halbleiteranlage eingegliedert ist
WO1989002201A3 (en) High-speed digital data communication system
CA2072426A1 (en) Signal generating device
GB2081045A (en) High resolution fast diode clamped comparator
EP0350219A3 (de) CMOS-Verriegelungsschaltung
JP3359380B2 (ja) 光電スイッチ
JPS6462736A (en) Error detecting circuit
JPS6452288A (en) Semiconductor integrated circuit device
KR920005460A (ko) 증폭회로
SU1690018A1 (ru) Фотореле

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8320 Willingness to grant licences declared (paragraph 23)
8339 Ceased/non-payment of the annual fee