DE60313462T2 - Sublithographische nanobereichs-speicherarchitektur - Google Patents

Sublithographische nanobereichs-speicherarchitektur Download PDF

Info

Publication number
DE60313462T2
DE60313462T2 DE60313462T DE60313462T DE60313462T2 DE 60313462 T2 DE60313462 T2 DE 60313462T2 DE 60313462 T DE60313462 T DE 60313462T DE 60313462 T DE60313462 T DE 60313462T DE 60313462 T2 DE60313462 T2 DE 60313462T2
Authority
DE
Germany
Prior art keywords
wires
group
nanowires
nano
nanoscale
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60313462T
Other languages
German (de)
English (en)
Other versions
DE60313462D1 (de
Inventor
Andre Pasadena DEHON
Charles M. Lexington LIEBER
Patrick D. Woodside LINCOLN
John Providence SAVAGE
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SRI International Inc
California Institute of Technology
Brown University
Harvard University
Original Assignee
SRI International Inc
California Institute of Technology
Brown University
Harvard University
Stanford Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SRI International Inc, California Institute of Technology, Brown University, Harvard University, Stanford Research Institute filed Critical SRI International Inc
Application granted granted Critical
Publication of DE60313462D1 publication Critical patent/DE60313462D1/de
Publication of DE60313462T2 publication Critical patent/DE60313462T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N99/00—Subject matter not provided for in other groups of this subclass
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/0023—Address circuits or decoders
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/02—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using elements whose operation depends upon chemical change
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/02—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using elements whose operation depends upon chemical change
    • G11C13/025—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using elements whose operation depends upon chemical change using fullerenes, e.g. C60, or nanotubes, e.g. carbon or silicon nanotubes
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/117—Shapes of semiconductor bodies
    • H10D62/118—Nanostructure semiconductor bodies
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/117—Shapes of semiconductor bodies
    • H10D62/118—Nanostructure semiconductor bodies
    • H10D62/119—Nanowire, nanosheet or nanotube semiconductor bodies
    • H10D62/121—Nanowire, nanosheet or nanotube semiconductor bodies oriented parallel to substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70—Resistive array aspects
    • G11C2213/71—Three dimensional array
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70—Resistive array aspects
    • G11C2213/77—Array wherein the memory element being directly connected to the bit lines and word lines without any access device being used
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70—Resistive array aspects
    • G11C2213/81—Array wherein the array conductors, e.g. word lines, bit lines, are made of nanowires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B20/00—Read-only memory [ROM] devices
    • H10B20/20—Programmable ROM [PROM] devices comprising field-effect components
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00—Nanotechnology
    • Y10S977/70—Nanostructure
    • Y10S977/762—Nanowire or quantum wire, i.e. axially elongated structure having two dimensions of 100 nm or less
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00—Nanotechnology
    • Y10S977/902—Specified use of nanostructure
    • Y10S977/932—Specified use of nanostructure for electronic or optoelectronic application
    • Y10S977/943—Information storage or retrieval using nanostructure

Landscapes

  • Engineering & Computer Science (AREA)
  • Nanotechnology (AREA)
  • Chemical & Material Sciences (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Semiconductor Memories (AREA)
  • Micro-Organisms Or Cultivation Processes Thereof (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Magnetic Resonance Imaging Apparatus (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Prostheses (AREA)
  • Silicon Compounds (AREA)
  • Ropes Or Cables (AREA)
  • Transition And Organic Metals Composition Catalysts For Addition Polymerization (AREA)
  • Read Only Memory (AREA)
DE60313462T 2002-07-25 2003-07-24 Sublithographische nanobereichs-speicherarchitektur Expired - Lifetime DE60313462T2 (de)

Applications Claiming Priority (15)

Application Number Priority Date Filing Date Title
US39894302P 2002-07-25 2002-07-25
US398943P 2002-07-25
US40039402P 2002-08-01 2002-08-01
US400394P 2002-08-01
US41517602P 2002-09-30 2002-09-30
US415176P 2002-09-30
US42901002P 2002-11-25 2002-11-25
US429010P 2002-11-25
US44199503P 2003-01-23 2003-01-23
US441995P 2003-01-23
US46535703P 2003-04-25 2003-04-25
US465357P 2003-04-25
US46738803P 2003-05-02 2003-05-02
US467388P 2003-05-02
PCT/US2003/023199 WO2004034467A2 (en) 2002-07-25 2003-07-24 Sublithographic nanoscale memory architecture

Publications (2)

Publication Number Publication Date
DE60313462D1 DE60313462D1 (de) 2007-06-06
DE60313462T2 true DE60313462T2 (de) 2008-01-03

Family

ID=32097212

Family Applications (2)

Application Number Title Priority Date Filing Date
DE60313462T Expired - Lifetime DE60313462T2 (de) 2002-07-25 2003-07-24 Sublithographische nanobereichs-speicherarchitektur
DE60325903T Expired - Lifetime DE60325903D1 (de) 2002-07-25 2003-07-24 Dreidimensionales Speicher-Array

Family Applications After (1)

Application Number Title Priority Date Filing Date
DE60325903T Expired - Lifetime DE60325903D1 (de) 2002-07-25 2003-07-24 Dreidimensionales Speicher-Array

Country Status (7)

Country Link
US (2) US6900479B2 (OSRAM)
EP (3) EP1758126A3 (OSRAM)
JP (2) JP2005539404A (OSRAM)
AT (2) ATE360873T1 (OSRAM)
AU (2) AU2003298530A1 (OSRAM)
DE (2) DE60313462T2 (OSRAM)
WO (2) WO2004061859A2 (OSRAM)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE112011100901B4 (de) * 2010-06-22 2015-10-22 International Business Machines Corporation Verfahren zur Herstellung eines Graphen/Nanostruktur-FET mit selbstausgerichteter Kontakt- und Gate-Zone und Graphen/Nanostruktur-FET

Families Citing this family (74)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060175601A1 (en) * 2000-08-22 2006-08-10 President And Fellows Of Harvard College Nanoscale wires and related devices
KR100984585B1 (ko) * 2000-08-22 2010-09-30 프레지던트 앤드 펠로우즈 오브 하버드 칼리지 반도체 성장 방법 및 디바이스 제조 방법
US7301199B2 (en) * 2000-08-22 2007-11-27 President And Fellows Of Harvard College Nanoscale wires and related devices
KR20090049095A (ko) 2000-12-11 2009-05-15 프레지던트 앤드 펠로우즈 오브 하버드 칼리지 나노센서
US7073157B2 (en) 2002-01-18 2006-07-04 California Institute Of Technology Array-based architecture for molecular electronics
WO2004010552A1 (en) 2002-07-19 2004-01-29 President And Fellows Of Harvard College Nanoscale coherent optical components
US6900479B2 (en) 2002-07-25 2005-05-31 California Institute Of Technology Stochastic assembly of sublithographic nanoscale interfaces
EP1388521B1 (en) * 2002-08-08 2006-06-07 Sony Deutschland GmbH Method for preparing a nanowire crossbar structure
US7135728B2 (en) * 2002-09-30 2006-11-14 Nanosys, Inc. Large-area nanoenabled macroelectronic substrates and uses therefor
EP2194026A1 (en) 2002-09-30 2010-06-09 Nanosys, Inc. Large-area nanoenabled macroelectronic substrates and uses therefor
US7242601B2 (en) * 2003-06-02 2007-07-10 California Institute Of Technology Deterministic addressing of nanoscale devices assembled at sublithographic pitches
WO2004109706A2 (en) * 2003-06-02 2004-12-16 California Institute Of Technology Nanoscale wire-based sublithographic programmable logic arrays
US7692952B2 (en) 2003-07-24 2010-04-06 California Institute Of Technology Nanoscale wire coding for stochastic assembly
CN1868002B (zh) * 2003-08-13 2011-12-14 南泰若股份有限公司 具有多个控件的基于纳米管的开关元件及由其制成的电路
US7018549B2 (en) * 2003-12-29 2006-03-28 Intel Corporation Method of fabricating multiple nanowires of uniform length from a single catalytic nanoparticle
US20090227107A9 (en) * 2004-02-13 2009-09-10 President And Fellows Of Havard College Nanostructures Containing Metal Semiconductor Compounds
US7049626B1 (en) * 2004-04-02 2006-05-23 Hewlett-Packard Development Company, L.P. Misalignment-tolerant electronic interfaces and methods for producing misalignment-tolerant electronic interfaces
US7310004B2 (en) 2004-05-28 2007-12-18 California Institute Of Technology Apparatus and method of interconnecting nanoscale programmable logic array clusters
US20070264623A1 (en) * 2004-06-15 2007-11-15 President And Fellows Of Harvard College Nanosensors
KR20070028604A (ko) * 2004-06-30 2007-03-12 코닌클리즈케 필립스 일렉트로닉스 엔.브이. 나노선(ｎａｎｏｗｉｒｅ)에 의해 접촉되는 전도성 있는재료로 된 층이 있는 전기 장치 및 그 제조 방법
US7495942B2 (en) 2004-08-13 2009-02-24 University Of Florida Research Foundation, Inc. Nanoscale content-addressable memory
TWI348169B (en) * 2004-09-21 2011-09-01 Nantero Inc Resistive elements using carbon nanotubes
US7544977B2 (en) * 2006-01-27 2009-06-09 Hewlett-Packard Development Company, L.P. Mixed-scale electronic interface
US8154002B2 (en) * 2004-12-06 2012-04-10 President And Fellows Of Harvard College Nanoscale wire-based data storage
US8883568B2 (en) 2008-06-10 2014-11-11 Brown University Research Foundation Method providing radial addressing of nanowires
WO2006084128A2 (en) * 2005-02-04 2006-08-10 Brown University Apparatus, method and computer program product providing radial addressing of nanowires
US7211503B2 (en) * 2005-02-24 2007-05-01 Hewlett-Packard Development Company, L.P. Electronic devices fabricated by use of random connections
DE102005016244A1 (de) * 2005-04-08 2006-10-19 Infineon Technologies Ag Speicherzelle, Speichereinrichtung und Verfahren zu deren Herstellung
US7786467B2 (en) * 2005-04-25 2010-08-31 Hewlett-Packard Development Company, L.P. Three-dimensional nanoscale crossbars
US20100227382A1 (en) * 2005-05-25 2010-09-09 President And Fellows Of Harvard College Nanoscale sensors
WO2006132659A2 (en) 2005-06-06 2006-12-14 President And Fellows Of Harvard College Nanowire heterostructures
US7439731B2 (en) * 2005-06-24 2008-10-21 Crafts Douglas E Temporary planar electrical contact device and method using vertically-compressible nanotube contact structures
US9159417B2 (en) * 2005-12-20 2015-10-13 The Invention Science Fund I, Llc Deletable nanotube circuit
US7786465B2 (en) 2005-12-20 2010-08-31 Invention Science Fund 1, Llc Deletable nanotube circuit
US7989797B2 (en) * 2005-12-20 2011-08-02 The Invention Science Fund I, Llc Connectible nanotube circuit
US7696505B2 (en) * 2005-12-20 2010-04-13 Searete Llc Connectible nanotube circuit
US20070233761A1 (en) * 2006-04-03 2007-10-04 Mouttet Blaise L Crossbar arithmetic processor
US7302513B2 (en) * 2006-04-03 2007-11-27 Blaise Laurent Mouttet Programmable crossbar signal processor
US9965251B2 (en) * 2006-04-03 2018-05-08 Blaise Laurent Mouttet Crossbar arithmetic and summation processor
US8183554B2 (en) * 2006-04-03 2012-05-22 Blaise Laurent Mouttet Symmetrical programmable memresistor crossbar structure
US7576565B2 (en) * 2006-04-03 2009-08-18 Blaise Laurent Mouttet Crossbar waveform driver circuit
JP2009540333A (ja) 2006-06-12 2009-11-19 プレジデント アンド フェロウズ オブ ハーバード カレッジ ナノセンサーおよび関連技術
US7763932B2 (en) * 2006-06-29 2010-07-27 International Business Machines Corporation Multi-bit high-density memory device and architecture and method of fabricating multi-bit high-density memory devices
TWI307677B (en) * 2006-07-18 2009-03-21 Applied Res Lab Method and device for fabricating nano-structure with patterned particle beam
US7393739B2 (en) * 2006-08-30 2008-07-01 International Business Machines Corporation Demultiplexers using transistors for accessing memory cell arrays
US8058640B2 (en) 2006-09-11 2011-11-15 President And Fellows Of Harvard College Branched nanoscale wires
KR20090075819A (ko) * 2006-09-19 2009-07-09 큐나노 에이비 나노스케일 전계 효과 트랜지스터의 조립체
US8130007B2 (en) * 2006-10-16 2012-03-06 Formfactor, Inc. Probe card assembly with carbon nanotube probes having a spring mechanism therein
US7778061B2 (en) * 2006-10-16 2010-08-17 Hewlett-Packard Development Company, L.P. Crossbar-memory systems and methods for writing to and reading from crossbar memory junctions of crossbar-memory systems
TWI463713B (zh) 2006-11-09 2014-12-01 南諾西斯股份有限公司 用於奈米導線對準及沈積的方法
WO2008127314A1 (en) 2006-11-22 2008-10-23 President And Fellows Of Harvard College High-sensitivity nanoscale wire sensors
US9806273B2 (en) * 2007-01-03 2017-10-31 The United States Of America As Represented By The Secretary Of The Army Field effect transistor array using single wall carbon nano-tubes
US7608854B2 (en) * 2007-01-29 2009-10-27 Hewlett-Packard Development Company, L.P. Electronic device and method of making the same
US7763978B2 (en) * 2007-03-28 2010-07-27 Hewlett-Packard Development Company, L.P. Three-dimensional crossbar array systems and methods for writing information to and reading information stored in three-dimensional crossbar array junctions
US7872334B2 (en) * 2007-05-04 2011-01-18 International Business Machines Corporation Carbon nanotube diodes and electrostatic discharge circuits and methods
US7492624B2 (en) * 2007-06-29 2009-02-17 Stmicroelectronics S.R.L. Method and device for demultiplexing a crossbar non-volatile memory
US20110089400A1 (en) * 2008-04-15 2011-04-21 Qunano Ab Nanowire wrap gate devices
JP2012506621A (ja) * 2008-10-20 2012-03-15 ザ・リージェンツ・オブ・ザ・ユニバーシティ・オブ・ミシガン シリコン系ナノスケールクロスバーメモリ
US8390323B2 (en) 2009-04-30 2013-03-05 Hewlett-Packard Development Company, L.P. Dense nanoscale logic circuitry
WO2010138506A1 (en) 2009-05-26 2010-12-02 Nanosys, Inc. Methods and systems for electric field deposition of nanowires and other devices
WO2011038228A1 (en) 2009-09-24 2011-03-31 President And Fellows Of Harvard College Bent nanowires and related probing of species
KR101161060B1 (ko) * 2009-11-30 2012-06-29 서강대학교산학협력단 나노입자를 기둥형태로 조직화시키기 위한 배열장치 및 그 배열방법
WO2011088340A2 (en) 2010-01-15 2011-07-21 Board Of Regents, The University Of Texas System A carbon nanotube crossbar based nano-architecture
US7982504B1 (en) 2010-01-29 2011-07-19 Hewlett Packard Development Company, L.P. Interconnection architecture for multilayer circuits
WO2011093863A1 (en) 2010-01-29 2011-08-04 Hewlett-Packard Development Company, L.P. Three dimensional multilayer circuit
US8872176B2 (en) 2010-10-06 2014-10-28 Formfactor, Inc. Elastic encapsulated carbon nanotube based electrical contacts
US9273004B2 (en) 2011-09-29 2016-03-01 International Business Machines Corporation Selective placement of carbon nanotubes via coulombic attraction of oppositely charged carbon nanotubes and self-assembled monolayers
US9442695B2 (en) 2014-05-02 2016-09-13 International Business Machines Corporation Random bit generator based on nanomaterials
US9720772B2 (en) * 2015-03-04 2017-08-01 Kabushiki Kaisha Toshiba Memory system, method for controlling magnetic memory, and device for controlling magnetic memory
CN107564946A (zh) * 2016-07-01 2018-01-09 清华大学 纳米晶体管
CN107564910B (zh) * 2016-07-01 2020-08-11 清华大学 半导体器件
CN107564947A (zh) * 2016-07-01 2018-01-09 清华大学 纳米异质结构
CN107564917B (zh) * 2016-07-01 2020-06-09 清华大学 纳米异质结构
KR102324476B1 (ko) * 2018-07-11 2021-11-12 더 리전트 오브 더 유니버시티 오브 캘리포니아 핵산 기반 전기적으로 판독 가능한 읽기 전용 메모리

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ES2264928T3 (es) 1999-02-12 2007-02-01 Board Of Trustees Operating Michigan State University Nanocapsulas que contienen particulas cargadas, sus usos y procedimientos de preparacion de las mismas.
US6314019B1 (en) * 1999-03-29 2001-11-06 Hewlett-Packard Company Molecular-wire crossbar interconnect (MWCI) for signal routing and communications
US6256767B1 (en) * 1999-03-29 2001-07-03 Hewlett-Packard Company Demultiplexer for a molecular wire crossbar network (MWCN DEMUX)
US6128214A (en) * 1999-03-29 2000-10-03 Hewlett-Packard Molecular wire crossbar memory
US6383784B1 (en) * 1999-12-03 2002-05-07 City Of Hope Construction of nucleoprotein based assemblies comprising addressable components for nanoscale assembly and nanoprocessors
WO2002003482A1 (de) * 2000-07-04 2002-01-10 Infineon Technologies Ag Feldeffekttransistor
US7301199B2 (en) * 2000-08-22 2007-11-27 President And Fellows Of Harvard College Nanoscale wires and related devices
WO2002103753A2 (en) 2000-11-01 2002-12-27 Myrick James J Nanoelectronic interconnection and addressing
US6996147B2 (en) * 2001-03-30 2006-02-07 The Regents Of The University Of California Methods of fabricating nanostructures and nanowires and devices fabricated therefrom
US6777982B2 (en) * 2001-04-03 2004-08-17 Carnegie Mellon University Molecular scale latch and associated clocking scheme to provide gain, memory and I/O isolation
US6385075B1 (en) * 2001-06-05 2002-05-07 Hewlett-Packard Company Parallel access of cross-point diode memory arrays
US6706402B2 (en) * 2001-07-25 2004-03-16 Nantero, Inc. Nanotube films and articles
US7073157B2 (en) * 2002-01-18 2006-07-04 California Institute Of Technology Array-based architecture for molecular electronics
US6760245B2 (en) * 2002-05-01 2004-07-06 Hewlett-Packard Development Company, L.P. Molecular wire crossbar flash memory
US6900479B2 (en) * 2002-07-25 2005-05-31 California Institute Of Technology Stochastic assembly of sublithographic nanoscale interfaces
US6682951B1 (en) * 2002-09-26 2004-01-27 International Business Machines Corporation Arrangements of microscopic particles for performing logic computations, and method of use

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE112011100901B4 (de) * 2010-06-22 2015-10-22 International Business Machines Corporation Verfahren zur Herstellung eines Graphen/Nanostruktur-FET mit selbstausgerichteter Kontakt- und Gate-Zone und Graphen/Nanostruktur-FET
US9368599B2 (en) 2010-06-22 2016-06-14 International Business Machines Corporation Graphene/nanostructure FET with self-aligned contact and gate
US12166106B2 (en) 2010-06-22 2024-12-10 International Business Machines Corporation Graphene/nanostructure FET with self-aligned contact and gate

Also Published As

Publication number Publication date
EP1525585A2 (en) 2005-04-27
WO2004034467A3 (en) 2004-08-26
EP1758126A3 (en) 2007-03-14
ATE421147T1 (de) 2009-01-15
US20040113139A1 (en) 2004-06-17
JP2005539404A (ja) 2005-12-22
JP2006512782A (ja) 2006-04-13
WO2004061859A3 (en) 2005-02-03
DE60325903D1 (de) 2009-03-05
WO2004061859A2 (en) 2004-07-22
WO2004034467A2 (en) 2004-04-22
EP1525586B1 (en) 2007-04-25
EP1758126A2 (en) 2007-02-28
US20040113138A1 (en) 2004-06-17
US6900479B2 (en) 2005-05-31
AU2003298530A1 (en) 2004-05-04
EP1525586A2 (en) 2005-04-27
US6963077B2 (en) 2005-11-08
DE60313462D1 (de) 2007-06-06
AU2003298529A1 (en) 2004-07-29
AU2003298530A8 (en) 2004-05-04
ATE360873T1 (de) 2007-05-15
AU2003298529A8 (en) 2004-07-29

Similar Documents

Publication Publication Date Title
US6900479B2 (en) Stochastic assembly of sublithographic nanoscale interfaces
DE112008000800B4 (de) Dreidimensionale Kreuzschienenarray-Systeme und Verfahren zum Schreiben von Informationen zu dreidimensionalen Kreuzschienenarray-Übergängen und Lesen von in denselben gespeicherten Informationen
DE60314401T2 (de) Flashspeicher mit molekularen kreuzleitungen
DE60206913T2 (de) Herstellung einer molekülare elektronische schaltung mittels stanzens
US7922919B2 (en) Crossbar-array designs and wire addressing methods that tolerate misalignment of electrical components at wire overlap points
US7500213B2 (en) Array-based architecture for molecular electronics
DE10250830B4 (de) Verfahren zum Herstellung eines Schaltkreis-Arrays
US6256767B1 (en) Demultiplexer for a molecular wire crossbar network (MWCN DEMUX)
EP1170799A2 (de) Elektronisches Bauelement und Verfahren zum Herstellen eines elektronischen Bauelements
WO1998053504A1 (de) Ein-elektron-speicherbauelement
EP1340229B1 (de) Integrierter speicher mit einer anordnung von nicht-flüchtigen speicherzellen und verfahren zur herstellung und zum betrieb des integrierten speichers
DE60304209T2 (de) Magnettunnelsperrschichtspeicherzellenarchitektur
WO2004021443A1 (en) Configurable molecular switch array
EP1505646A1 (de) IC-Chip mit Nanowires
DE102008057066B4 (de) Wieder konfigurierbare Halbleitervorrichtung und Herstellungsverfahren
US20060129340A1 (en) Method and system for reading the resistance state of junctions in crossbar memory
US20080062735A1 (en) Nanoscale wire coding for stochastic assembly
EP1142019B1 (de) Schaltungsanordnung mit mindestens einem nanoelektronischen bauelement und verfahren zu deren herstellung
EP1630819B1 (en) Three-dimensional memory array
US7307345B2 (en) Crossbar-array designs and wire addressing methods that tolerate misalignment of electrical components at wire overlap points
US20060250878A1 (en) Factored nanoscale multiplexer/demultiplexer circuit for interfacing nanowires with microscale and sub-microscale electronic devices
EP1008183B1 (de) Speicherzellenanordnung und verfahren zu deren herstellung
DE102009035419A1 (de) CMOS-Bauelement mit molekularen Speicherelementen in einer Kontaktdurchführungsebene
DE10032412A1 (de) Elektronisches Speicherelement und Verfahren zum Herstellen eines elektronischen Speicherelements
DE10345522A1 (de) Speicherbauelement als ROM

Legal Events

Date Code Title Description
8364 No opposition during term of opposition