DE60215573D1 - Programmierbare Logikschaltung mit einer seriellen Hochgeschwindigkeitsschnittstelle - Google Patents

Programmierbare Logikschaltung mit einer seriellen Hochgeschwindigkeitsschnittstelle

Info

Publication number
DE60215573D1
DE60215573D1 DE60215573T DE60215573T DE60215573D1 DE 60215573 D1 DE60215573 D1 DE 60215573D1 DE 60215573 T DE60215573 T DE 60215573T DE 60215573 T DE60215573 T DE 60215573T DE 60215573 D1 DE60215573 D1 DE 60215573D1
Authority
DE
Germany
Prior art keywords
logic circuit
programmable logic
serial interface
speed serial
speed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60215573T
Other languages
English (en)
Other versions
DE60215573T2 (de
Inventor
Chong H Lee
Reza Asayesh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Altera Corp
Original Assignee
Altera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Altera Corp filed Critical Altera Corp
Application granted granted Critical
Publication of DE60215573D1 publication Critical patent/DE60215573D1/de
Publication of DE60215573T2 publication Critical patent/DE60215573T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17736—Structural details of routing resources
    • H03K19/17744—Structural details of routing resources for input/output signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks
    • H03K19/17732—Macroblocks

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Logic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
DE60215573T 2001-03-19 2002-03-15 Programmierbare Logikschaltung mit einer seriellen Hochgeschwindigkeitsschnittstelle Expired - Lifetime DE60215573T2 (de)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US27715001P 2001-03-19 2001-03-19
US277150P 2001-03-19
US10/093,785 US6650140B2 (en) 2001-03-19 2002-03-06 Programmable logic device with high speed serial interface circuitry
US93785 2002-03-06

Publications (2)

Publication Number Publication Date
DE60215573D1 true DE60215573D1 (de) 2006-12-07
DE60215573T2 DE60215573T2 (de) 2007-06-21

Family

ID=26787907

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60215573T Expired - Lifetime DE60215573T2 (de) 2001-03-19 2002-03-15 Programmierbare Logikschaltung mit einer seriellen Hochgeschwindigkeitsschnittstelle

Country Status (4)

Country Link
US (4) US6650140B2 (de)
EP (1) EP1248372B1 (de)
JP (1) JP3657918B2 (de)
DE (1) DE60215573T2 (de)

Families Citing this family (150)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7333570B2 (en) 2000-03-14 2008-02-19 Altera Corporation Clock data recovery circuitry associated with programmable logic device circuitry
US7227918B2 (en) 2000-03-14 2007-06-05 Altera Corporation Clock data recovery circuitry associated with programmable logic device circuitry
US20040199522A1 (en) * 2001-01-25 2004-10-07 Hanna Edpalm Method and apparatus for optimised indexing records of static data with different lengths
GB2372398B (en) * 2001-02-14 2003-04-23 3Com Corp Automatic detector of media interface protocol type
US6650140B2 (en) 2001-03-19 2003-11-18 Altera Corporation Programmable logic device with high speed serial interface circuitry
US6904019B2 (en) * 2001-04-13 2005-06-07 Agilent Technologies, Inc. Identifying a pattern in a data stream
US6605962B2 (en) * 2001-05-06 2003-08-12 Altera Corporation PLD architecture for flexible placement of IP function blocks
US7020728B1 (en) * 2001-07-13 2006-03-28 Cypress Semiconductor Corp. Programmable serial interface
US6750675B2 (en) * 2001-09-17 2004-06-15 Altera Corporation Programmable logic devices with multi-standard byte synchronization and channel alignment for communication
US6999543B1 (en) 2001-12-03 2006-02-14 Lattice Semiconductor Corporation Clock data recovery deserializer with programmable SYNC detect logic
US6650141B2 (en) 2001-12-14 2003-11-18 Lattice Semiconductor Corporation High speed interface for a programmable interconnect circuit
US7020729B2 (en) * 2002-05-16 2006-03-28 Intel Corporation Protocol independent data transmission interface
US7912999B2 (en) * 2002-07-03 2011-03-22 Freescale Semiconductor, Inc. Buffering method and apparatus for processing digital communication signals
US7404074B2 (en) * 2002-07-12 2008-07-22 Sca Technica, Inc. Self-booting software defined radio module
US7099426B1 (en) * 2002-09-03 2006-08-29 Xilinx, Inc. Flexible channel bonding and clock correction operations on a multi-block data path
US7180972B1 (en) 2002-10-16 2007-02-20 Altera Corporation Clock signal circuitry for multi-protocol high-speed serial interface circuitry
US7036046B2 (en) * 2002-11-14 2006-04-25 Altera Corporation PLD debugging hub
US6854044B1 (en) 2002-12-10 2005-02-08 Altera Corporation Byte alignment circuitry
US6940302B1 (en) * 2003-01-07 2005-09-06 Altera Corporation Integrated circuit output driver circuitry with programmable preemphasis
US7307446B1 (en) 2003-01-07 2007-12-11 Altera Corporation Integrated circuit output driver circuitry with programmable preemphasis
US6831480B1 (en) 2003-01-07 2004-12-14 Altera Corporation Programmable logic device multispeed I/O circuitry
US7869553B1 (en) * 2003-01-21 2011-01-11 Altera Corporation Digital phase locked loop circuitry and methods
US7138837B2 (en) * 2003-01-21 2006-11-21 Altera Corporation Digital phase locked loop circuitry and methods
US7606157B2 (en) * 2003-01-23 2009-10-20 Broadcom Corporation Apparatus and method for communicating arbitrarily encoded data over a 1-gigabit ethernet
US7076751B1 (en) 2003-01-24 2006-07-11 Altera Corporation Chip debugging using incremental recompilation
US7062586B2 (en) 2003-04-21 2006-06-13 Xilinx, Inc. Method and apparatus for communication within a programmable logic device using serial transceivers
US7522641B2 (en) * 2003-04-25 2009-04-21 Farrokh Mohamadi Ten gigabit copper physical layer system
US7301996B1 (en) * 2003-05-28 2007-11-27 Lattice Semiconductor Corporation Skew cancellation for source synchronous clock and data signals
US6724328B1 (en) 2003-06-03 2004-04-20 Altera Corporation Byte alignment for serial data receiver
US7046174B1 (en) 2003-06-03 2006-05-16 Altera Corporation Byte alignment for serial data receiver
US7362833B1 (en) 2003-06-27 2008-04-22 Altera Corporation Dynamic special character selection for use in byte alignment circuitry
US6842034B1 (en) 2003-07-01 2005-01-11 Altera Corporation Selectable dynamic reconfiguration of programmable embedded IP
US8576820B2 (en) 2003-07-03 2013-11-05 Broadcom Corporation Standby mode for use in a device having a multiple channel physical layer
US7028270B1 (en) 2003-07-15 2006-04-11 Altera Corporation Apparatus and method for reset distribution
US7539900B1 (en) 2003-07-29 2009-05-26 Altera Corporation Embedded microprocessor for integrated circuit testing and debugging
US7272677B1 (en) 2003-08-08 2007-09-18 Altera Corporation Multi-channel synchronization for programmable logic device serial interface
US7421014B2 (en) * 2003-09-11 2008-09-02 Xilinx, Inc. Channel bonding of a plurality of multi-gigabit transceivers
US6980023B1 (en) * 2003-09-22 2005-12-27 Altera Corporation Dynamically adjustable signal detector
US7352835B1 (en) 2003-09-22 2008-04-01 Altera Corporation Clock data recovery circuitry with dynamic support for changing data rates and a dynamically adjustable PPM detector
US6888376B1 (en) 2003-09-24 2005-05-03 Altera Corporation Multiple data rates in programmable logic device serial interface
US7131024B1 (en) 2003-09-24 2006-10-31 Altera Corporation Multiple transmit data rates in programmable logic device serial interface
US7149914B1 (en) 2003-09-26 2006-12-12 Altera Corporation Clock data recovery circuitry and phase locked loop circuitry with dynamically adjustable bandwidths
US6956407B2 (en) * 2003-11-04 2005-10-18 Altera Corporation Pre-emphasis circuitry and methods
US7239849B2 (en) * 2003-11-04 2007-07-03 Altera Corporation Adaptive communication methods and apparatus
US7340021B1 (en) 2003-11-13 2008-03-04 Altera Corporation Dynamic phase alignment and clock recovery circuitry
US7443922B1 (en) 2003-11-14 2008-10-28 Altera Corporation Circuitry for padded communication protocols
US7295641B1 (en) 2003-11-26 2007-11-13 Altera Corporation Phase alignment circuitry and methods
US7940877B1 (en) 2003-11-26 2011-05-10 Altera Corporation Signal edge detection circuitry and methods
US6970020B1 (en) 2003-12-17 2005-11-29 Altera Corporation Half-rate linear quardrature phase detector for clock recovery
US7143312B1 (en) 2003-12-17 2006-11-28 Altera Corporation Alignment of recovered clock with data signal
US7486752B1 (en) 2003-12-17 2009-02-03 Altera Corporation Alignment of clock signal with data signal
US7003423B1 (en) 2003-12-18 2006-02-21 Altera Corporation Programmable logic resource with data transfer synchronization
US7751442B2 (en) * 2003-12-19 2010-07-06 Intel Corporation Serial ethernet device-to-device interconnection
US7196557B1 (en) * 2004-01-13 2007-03-27 Altera Corporation Multitap fractional baud period pre-emphasis for data transmission
US20050160327A1 (en) * 2004-01-13 2005-07-21 Altera Corporation Input stage threshold adjustment for high speed data communications
US7773668B1 (en) 2004-01-21 2010-08-10 Altera Corporation Adaptive equalization methods and apparatus for programmable logic devices
US7206967B1 (en) 2004-02-09 2007-04-17 Altera Corporation Chip debugging using incremental recompilation and register insertion
US7587537B1 (en) * 2007-11-30 2009-09-08 Altera Corporation Serializer-deserializer circuits formed from input-output circuit registers
US7509562B1 (en) 2004-04-09 2009-03-24 Altera Corporation Maintaining data integrity for extended drop outs across high-speed serial links
US7440532B1 (en) 2004-04-21 2008-10-21 Altera Corporation Bit slip circuitry for serial data signals
US7453968B2 (en) * 2004-05-18 2008-11-18 Altera Corporation Dynamic phase alignment methods and apparatus
US7492816B1 (en) 2004-05-25 2009-02-17 Altera Corporation Adaptive equalization methods and apparatus
TW200620938A (en) 2004-09-07 2006-06-16 Nec Electronics Corp Synchronization device and semiconductor device
US7236018B1 (en) 2004-09-08 2007-06-26 Altera Corporation Programmable low-voltage differential signaling output driver
US7162553B1 (en) * 2004-10-01 2007-01-09 Altera Corporation Correlating high-speed serial interface data and FIFO status signals in programmable logic devices
US7598779B1 (en) 2004-10-08 2009-10-06 Altera Corporation Dual-mode LVDS/CML transmitter methods and apparatus
US7240133B1 (en) 2004-10-12 2007-07-03 Altera Corporation Reduced-area architecture for padded-protocol interface
US7064685B1 (en) 2004-10-20 2006-06-20 Altera Corporation Data converter with reduced component count for padded-protocol interface
US7151470B1 (en) 2004-10-20 2006-12-19 Altera Corporation Data converter with multiple conversions for padded-protocol interface
US7183797B2 (en) * 2004-10-29 2007-02-27 Altera Corporation Next generation 8B10B architecture
US7499516B2 (en) * 2004-11-19 2009-03-03 Agere Systems, Inc. Methods and apparatus for interface buffer management and clock compensation in data transfers
US7218141B2 (en) * 2004-12-07 2007-05-15 Altera Corporation Techniques for implementing hardwired decoders in differential input circuits
US7434192B2 (en) * 2004-12-13 2008-10-07 Altera Corporation Techniques for optimizing design of a hard intellectual property block for data transmission
US7112993B2 (en) * 2004-12-23 2006-09-26 Actel Corporation Non-volatile memory configuration scheme for volatile-memory-based programmable circuits in an FPGA
US7680232B2 (en) * 2005-01-21 2010-03-16 Altera Corporation Method and apparatus for multi-mode clock data recovery
US7839966B1 (en) * 2005-02-01 2010-11-23 Altera Corporation Asynchronous data sampling using CDR receivers in lock-to-reference mode
US7242221B1 (en) 2005-02-11 2007-07-10 Altera Corporation Selectable inversion of differential input and/or output pins in programmable logic devices
US8000954B2 (en) 2005-03-16 2011-08-16 Gaterocket, Inc. FPGA emulation system
US7538578B2 (en) 2005-04-18 2009-05-26 Altera Corporation Multiple data rates in programmable logic device serial interface
US7167410B2 (en) * 2005-04-26 2007-01-23 Magnalynx Memory system and memory device having a serial interface
US7365570B2 (en) * 2005-05-25 2008-04-29 Micron Technology, Inc. Pseudo-differential output driver with high immunity to noise and jitter
JP4649271B2 (ja) * 2005-06-08 2011-03-09 キヤノン株式会社 制御装置
US7698482B2 (en) 2005-07-08 2010-04-13 Altera Corporation Multiple data rates in integrated circuit device serial interface
US7599396B2 (en) * 2005-07-11 2009-10-06 Magnalynx, Inc. Method of encoding and synchronizing a serial interface
US20070013411A1 (en) * 2005-07-14 2007-01-18 Kazi Asaduzzaman Apparatus and methods for programmable slew rate control in transmitter circuits
US7292070B1 (en) 2005-07-14 2007-11-06 Altera Corporation Programmable PPM detector
US7656187B2 (en) * 2005-07-19 2010-02-02 Altera Corporation Multi-channel communication circuitry for programmable logic device integrated circuits and the like
US7414429B1 (en) * 2005-07-19 2008-08-19 Altera Corporation Integration of high-speed serial interface circuitry into programmable logic device architectures
US7265587B1 (en) 2005-07-26 2007-09-04 Altera Corporation LVDS output buffer pre-emphasis methods and apparatus
US8743943B2 (en) * 2005-07-28 2014-06-03 Altera Corporation High-speed data reception circuitry and methods
US7659838B2 (en) * 2005-08-03 2010-02-09 Altera Corporation Deserializer circuitry for high-speed serial data receivers on programmable logic device integrated circuits
US8189729B2 (en) * 2005-08-03 2012-05-29 Altera Corporation Wide range and dynamically reconfigurable clock data recovery architecture
US7848318B2 (en) * 2005-08-03 2010-12-07 Altera Corporation Serializer circuitry for high-speed serial data transmitters on programmable logic device integrated circuits
US7639993B1 (en) 2005-08-26 2009-12-29 Altera Corporation Power supply circuitry for data signal transceivers on integrated circuits
US7279950B2 (en) * 2005-09-27 2007-10-09 International Business Machines Corporation Method and system for high frequency clock signal gating
JP4641479B2 (ja) * 2005-09-29 2011-03-02 キヤノン株式会社 画像形成装置
US7279928B2 (en) * 2005-10-04 2007-10-09 Avago Technologies General Ip Pte. Ltd xB/yB coder programmed within an embedded array of a programmable logic device
US7268582B1 (en) 2005-11-22 2007-09-11 Altera Corporation DPRIO for embedded hard IP
US7505331B1 (en) 2005-11-23 2009-03-17 Altera Corporation Programmable logic device with differential communications support
US7259699B1 (en) 2005-11-23 2007-08-21 Altera Corporation Circuitry for providing configurable running disparity enforcement in 8B/10B encoding and error detection
US7539278B2 (en) 2005-12-02 2009-05-26 Altera Corporation Programmable transceivers that are able to operate over wide frequency ranges
US7646217B2 (en) * 2005-12-22 2010-01-12 Altera Corporation Programmable logic device with serial interconnect
US7804892B1 (en) * 2006-02-03 2010-09-28 Altera Corporation Circuitry for providing programmable decision feedback equalization
US7715467B1 (en) * 2006-04-07 2010-05-11 Altera Corporation Programmable logic device integrated circuit with dynamic phase alignment capabilities
US7616657B2 (en) 2006-04-11 2009-11-10 Altera Corporation Heterogeneous transceiver architecture for wide range programmability of programmable logic devices
US7903679B1 (en) 2006-04-11 2011-03-08 Altera Corporation Power supply filtering for programmable logic device having heterogeneous serial interface architecture
US7454543B2 (en) * 2006-04-26 2008-11-18 International Business Machines Corporation Early high speed serializer-deserializer (HSS)internal receive (Rx) interface for data sampling clock signals on parallel bus
US7576567B2 (en) * 2006-05-31 2009-08-18 Fujitsu Limited Low-voltage differential signal driver for high-speed digital transmission
US7579872B2 (en) * 2006-05-31 2009-08-25 Fujitsu Limited Low-voltage differential signal driver for high-speed digital transmission
US7427878B2 (en) * 2006-06-01 2008-09-23 Fujitsu Limited Low-voltage differential signal driver for high-speed digital transmission
US7576570B1 (en) 2006-08-22 2009-08-18 Altera Corporation Signal amplitude detection circuitry without pattern dependencies for high-speed serial links
US8122275B2 (en) * 2006-08-24 2012-02-21 Altera Corporation Write-leveling implementation in programmable logic devices
US7953162B2 (en) * 2006-11-17 2011-05-31 Intersil Americas Inc. Use of differential pair as single-ended data paths to transport low speed data
US7688106B1 (en) * 2007-02-27 2010-03-30 Altera Corporation High-speed serial interface circuitry for programmable logic device integrated circuits
KR100912091B1 (ko) * 2007-04-30 2009-08-13 삼성전자주식회사 전력 소모를 줄일 수 있는 데이터 인터페이스 방법 및 장치
US7602212B1 (en) * 2007-09-24 2009-10-13 Altera Corporation Flexible high-speed serial interface architectures for programmable integrated circuit devices
US7759972B1 (en) 2007-10-31 2010-07-20 Altera Corporation Integrated circuit architectures with heterogeneous high-speed serial interface circuitry
US7728625B1 (en) * 2007-12-11 2010-06-01 Lattice Semiconductor Corporation Serial interface for programmable logic devices
US7733118B2 (en) * 2008-03-06 2010-06-08 Micron Technology, Inc. Devices and methods for driving a signal off an integrated circuit
JP5174493B2 (ja) 2008-03-06 2013-04-03 株式会社日立製作所 半導体集積回路装置及びアイ開口マージン評価方法
US8184651B2 (en) * 2008-04-09 2012-05-22 Altera Corporation PLD architecture optimized for 10G Ethernet physical layer solution
US7795909B1 (en) 2008-04-15 2010-09-14 Altera Corporation High speed programming of programmable logic devices
US7777526B2 (en) * 2008-06-06 2010-08-17 Altera Corporation Increased sensitivity and reduced offset variation in high data rate HSSI receiver
US8270464B2 (en) * 2008-06-20 2012-09-18 Fujitsu Limited Decision feedback equalizer (DFE)
US7902883B2 (en) * 2008-06-20 2011-03-08 Fujitsu Limited Preemphasis driver with replica bias
US8213494B2 (en) * 2008-06-20 2012-07-03 Fujitsu Limited Sign-based general zero-forcing adaptive equalizer control
TWI392318B (zh) * 2008-07-15 2013-04-01 Realtek Semiconductor Corp 同步判定裝置、包含此同步判定裝置的接收裝置及其接收方法
US8165191B2 (en) * 2008-10-17 2012-04-24 Altera Corporation Multi-protocol channel-aggregated configurable transceiver in an integrated circuit
DE102008059841A1 (de) * 2008-12-01 2010-06-02 Robert Bosch Gmbh Verfahren zum Programmieren einer sichheitsgerichteten Speicherprogrammierbaren Steuerung und Vermittler-Funktionsbaustein
JP5272926B2 (ja) 2009-06-29 2013-08-28 富士通株式会社 データ送信回路
JP2011041121A (ja) * 2009-08-17 2011-02-24 Renesas Electronics Corp 送受信装置およびその動作方法
US8085066B2 (en) * 2009-10-21 2011-12-27 Renesas Electronics America Inc. xCP on 2 CSI
US9531646B1 (en) 2009-12-07 2016-12-27 Altera Corporation Multi-protocol configurable transceiver including configurable deskew in an integrated circuit
US8222920B2 (en) * 2009-12-18 2012-07-17 Meta Systems Dynamic phase alignment
US8811555B2 (en) 2010-02-04 2014-08-19 Altera Corporation Clock and data recovery circuitry with auto-speed negotiation and other possible features
US8477831B2 (en) * 2010-02-17 2013-07-02 Altera Corporation Multi-protocol multiple-data-rate auto-speed negotiation architecture for a device
WO2011100848A1 (en) * 2010-02-22 2011-08-25 Gennum Corporation Backchannel communication between host and interface module
US8767801B1 (en) * 2010-03-23 2014-07-01 Altera Corporation Testing performance of clock and data recovery circuitry on an integrated circuit device
US8732375B1 (en) 2010-04-01 2014-05-20 Altera Corporation Multi-protocol configurable transceiver with independent channel-based PCS in an integrated circuit
US8559582B2 (en) * 2010-09-13 2013-10-15 Altera Corporation Techniques for varying a periodic signal based on changes in a data rate
US9736086B1 (en) * 2011-04-29 2017-08-15 Altera Corporation Multi-function, multi-protocol FIFO for high-speed communication
US8495264B1 (en) 2011-07-08 2013-07-23 Lattice Semiconductor Corporation Alignment circuit for parallel data streams
EP2801915B1 (de) * 2013-05-10 2017-01-18 dSPACE digital signal processing and control engineering GmbH Adaptives interface zur kopplung von fpga-modulen
EP2987463A1 (de) 2014-08-21 2016-02-24 Noureddine Frid 3D-Filter zur Vorbeugung eines Schlaganfalls
EP3078350B1 (de) 2015-04-09 2018-01-31 Frid Mind Technologies 3d-filter zur vorbeugung eines schlaganfalls
JP2018527087A (ja) 2015-09-09 2018-09-20 フリッド マインド テクノロジーズＦｒｉｄ Ｍｉｎｄ Ｔｅｃｈｎｏｌｏｇｉｅｓ 脳卒中を予防するための二股状３ｄフィルタアセンブリ
WO2017081213A1 (en) 2015-11-13 2017-05-18 Cardiatis S.A. Implantable endoluminal prosthesis
EP3402446B1 (de) 2016-01-14 2021-03-24 Cardiatis S.A. Implantierbare prothese für thorakale aortenerkrankung mit aortenklappendysfunktion
EP3510738B1 (de) 2016-09-08 2021-08-25 Lattice Semiconductor Corporation Taktrückgewinnung und datenwiederherstellung für programmierbare logische vorrichtungen
US11443074B2 (en) 2020-04-09 2022-09-13 Hewlett Packard Enterprise Development Lp Verification of programmable logic devices

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3473160A (en) 1966-10-10 1969-10-14 Stanford Research Inst Electronically controlled microelectronic cellular logic array
US4486739A (en) 1982-06-30 1984-12-04 International Business Machines Corporation Byte oriented DC balanced (0,4) 8B/10B partitioned block transmission code
US4972470A (en) * 1987-08-06 1990-11-20 Steven Farago Programmable connector
GB9108599D0 (en) * 1991-04-22 1991-06-05 Pilkington Micro Electronics Peripheral controller
US5457784A (en) * 1992-03-05 1995-10-10 Metacomp, Inc. Interfacing system using an auto-adapting multi-ported control module between an i/o port and a plurality of peripheral adaptors via bus extending cables
US5402014A (en) * 1993-07-14 1995-03-28 Waferscale Integration, Inc. Peripheral port with volatile and non-volatile configuration
US5557219A (en) * 1994-01-31 1996-09-17 Texas Instruments Incorporated Interface level programmability
GB2323000B (en) 1994-04-15 1998-11-04 Vlsi Technology Inc Serial interface circuit
US5689195A (en) * 1995-05-17 1997-11-18 Altera Corporation Programmable logic array integrated circuit devices
GB9508932D0 (en) * 1995-05-02 1995-06-21 Xilinx Inc FPGA with parallel and serial user interfaces
US6038400A (en) * 1995-09-27 2000-03-14 Linear Technology Corporation Self-configuring interface circuitry, including circuitry for identifying a protocol used to send signals to the interface circuitry, and circuitry for receiving the signals using the identified protocol
US5574388A (en) * 1995-10-13 1996-11-12 Mentor Graphics Corporation Emulation system having a scalable multi-level multi-stage programmable interconnect network
US6510487B1 (en) * 1996-01-24 2003-01-21 Cypress Semiconductor Corp. Design architecture for a parallel and serial programming interface
US5805794A (en) * 1996-03-28 1998-09-08 Cypress Semiconductor Corp. CPLD serial programming with extra read register
US6240471B1 (en) * 1996-09-10 2001-05-29 The United States Of America As Represented By The Secretary Of The Air Force Data transfer interfacing
US6150837A (en) * 1997-02-28 2000-11-21 Actel Corporation Enhanced field programmable gate array
US6185641B1 (en) * 1997-05-01 2001-02-06 Standard Microsystems Corp. Dynamically allocating space in RAM shared between multiple USB endpoints and USB host
US5907566A (en) * 1997-05-29 1999-05-25 3Com Corporation Continuous byte-stream encoder/decoder using frequency increase and cyclic redundancy check
US6122747A (en) * 1997-09-05 2000-09-19 First Pass Inc. Intelligent subsystem interface for modular hardware system
US6128673A (en) * 1997-11-14 2000-10-03 Aronson; Michael D. Method and apparatus for communication and translation of a plurality of digital protocols
US6131125A (en) * 1997-11-14 2000-10-10 Kawasaki Lsi U.S.A., Inc. Plug-and-play data cable with protocol translation
US6370603B1 (en) * 1997-12-31 2002-04-09 Kawasaki Microelectronics, Inc. Configurable universal serial bus (USB) controller implemented on a single integrated circuit (IC) chip with media access control (MAC)
US6005412A (en) * 1998-04-08 1999-12-21 S3 Incorporated AGP/DDR interfaces for full swing and reduced swing (SSTL) signals on an integrated circuit chip
US6145020A (en) * 1998-05-14 2000-11-07 Advanced Technology Materials, Inc. Microcontroller incorporating an enhanced peripheral controller for automatic updating the configuration date of multiple peripherals by using a ferroelectric memory array
US6270350B1 (en) * 1999-04-28 2001-08-07 I-Sim Corporation Reconfigurable hardware interface for vehicle driving simulators using a field-programmable gate array
US6388591B1 (en) * 1999-09-24 2002-05-14 Oak Technology, Inc. Apparatus and method for receiving data serially for use with an advanced technology attachment packet interface (atapi)
US7227918B2 (en) 2000-03-14 2007-06-05 Altera Corporation Clock data recovery circuitry associated with programmable logic device circuitry
US6650140B2 (en) 2001-03-19 2003-11-18 Altera Corporation Programmable logic device with high speed serial interface circuitry

Also Published As

Publication number Publication date
US20020190751A1 (en) 2002-12-19
US20060095605A1 (en) 2006-05-04
EP1248372A3 (de) 2005-01-26
US20040032282A1 (en) 2004-02-19
DE60215573T2 (de) 2007-06-21
EP1248372B1 (de) 2006-10-25
US20050212556A1 (en) 2005-09-29
EP1248372A2 (de) 2002-10-09
JP2003017999A (ja) 2003-01-17
US7088133B2 (en) 2006-08-08
JP3657918B2 (ja) 2005-06-08
US7002368B2 (en) 2006-02-21
US6650140B2 (en) 2003-11-18
US6911841B2 (en) 2005-06-28

Similar Documents

Publication Publication Date Title
DE60215573D1 (de) Programmierbare Logikschaltung mit einer seriellen Hochgeschwindigkeitsschnittstelle
DE60234653D1 (de) Programmierbare Hochgeschwindigkeits-E/A-Schnittstelle
GB2387248B (en) High speed interface for a programmable interconnect circuit
DE60144544D1 (de) Taktrückgewinnungsschaltung mit programmierbarer Logikschlaltung
DE60100779D1 (de) Halbleiteranordnung mit einer unkomplizierten Schnittstelle sowie einer logischen Schaltung und einer eingebauten Speicheranordnung
DE60333484D1 (de) Umkonfiguration der programmierbaren logik einer integrierten schaltung
DE60333289D1 (de) Chip verbunden mit einer integrierten schaltung
DE60212800D1 (de) Austragvorrichtung mit einer vielzahl von funktionen
GB2373602B (en) A multiplication logic circuit
MXPA03009713A (es) ARTICULO ABSORBENTE QUE TIENE UN NuCLEO ABSORBENTE DE CAPAS MULTIPLES.
DE60239517D1 (de) nspiels einer Turbine
DE60204448D1 (de) Verpackung mit einer tragegriff bildende aufreissöffnung
DE60237167D1 (de) Na
DE60222193D1 (de) Harzformkörper mit einer Schweissnaht
DE60239698D1 (de) Modul mit einer keramischen Leiterplatte
DE50212679D1 (de) Elektromotorischer antrieb mit einer schnecke
DE60204559D1 (de) Bohreinsatzgeometrie mit spanspaltender kerbe
DE60033538D1 (de) Integrierte schaltung mit programmierbarer und fest zugewiesener logik
DE60237819D1 (de) Schreibausgangstreiber mit internen programmierbaren pull-up-widerständen
DE50213243D1 (de) Eitung mit einem vorgespannten anschlussst ck
DE60233709D1 (de) Ausnehmmechanismus einer Hohlglasformmaschine
DE60219750D1 (de) Werkzeugmaschine mit Späneförderer
DE60101169D1 (de) Logikschaltkreis mit Pipeline-Struktur
DE60032966D1 (de) Steuerungsschaltung mit einer Taktssteuerungseinheit
DE60218269D1 (de) Ausnehmmechanismus einer Hohlglasformmaschine

Legal Events

Date Code Title Description
8364 No opposition during term of opposition