ITRM20010298A1
(it)
*
|
2001-05-31 |
2002-12-02 |
Micron Technology Inc |
Interfaccia di comando di utilizzatore con decodificatore programmabile.
|
US6677779B1
(en)
*
|
2001-03-29 |
2004-01-13 |
Atheros Communications, Inc. |
Flexible control interface for integrated circuit
|
US20030068038A1
(en)
*
|
2001-09-28 |
2003-04-10 |
Bedros Hanounik |
Method and apparatus for encrypting data
|
US6781409B2
(en)
*
|
2001-10-10 |
2004-08-24 |
Altera Corporation |
Apparatus and methods for silicon-on-insulator transistors in programmable logic devices
|
JP4213044B2
(ja)
*
|
2002-03-18 |
2009-01-21 |
エヌエックスピー ビー ヴィ |
Lutベースのリコンフィギュラブル・ロジック・アーキテクチャのためのコンフィギュレーション・メモリの実装
|
US7112994B2
(en)
|
2002-07-08 |
2006-09-26 |
Viciciv Technology |
Three dimensional integrated circuits
|
US6992503B2
(en)
|
2002-07-08 |
2006-01-31 |
Viciciv Technology |
Programmable devices with convertibility to customizable devices
|
US8643162B2
(en)
|
2007-11-19 |
2014-02-04 |
Raminda Udaya Madurawe |
Pads and pin-outs in three dimensional integrated circuits
|
US6966044B2
(en)
*
|
2002-12-09 |
2005-11-15 |
Lsi Logic Corporation |
Method for composing memory on programmable platform devices to meet varied memory requirements with a fixed set of resources
|
US7386826B1
(en)
|
2003-06-24 |
2008-06-10 |
Xilinx, Inc. |
Using redundant routing to reduce susceptibility to single event upsets in PLD designs
|
US20050093577A1
(en)
*
|
2003-11-04 |
2005-05-05 |
Liem Nguyen |
Multiplexer circuits
|
US6914450B2
(en)
*
|
2003-11-06 |
2005-07-05 |
International Business Machines Corporation |
Register-file bit-read method and apparatus
|
DE10354501B4
(de)
*
|
2003-11-21 |
2007-07-05 |
Infineon Technologies Ag |
Logik-Schaltkreis-Anordnung
|
DE102004056322B4
(de)
*
|
2003-11-21 |
2012-07-19 |
Infineon Technologies Ag |
Logik-Grundzelle und Logik-Grundzellen-Anordnung
|
US7167021B1
(en)
|
2003-11-24 |
2007-01-23 |
Altera Corporation |
Logic device logic modules having improved arithmetic circuitry
|
US7019557B2
(en)
*
|
2003-12-24 |
2006-03-28 |
Viciciv Technology |
Look-up table based logic macro-cells
|
US7030651B2
(en)
|
2003-12-04 |
2006-04-18 |
Viciciv Technology |
Programmable structured arrays
|
DE10357209A1
(de)
*
|
2003-12-08 |
2005-07-07 |
Infineon Technologies Ag |
Logik-Grundzelle, Logik-Grundzellen-Anordnung und Logik-Vorrichtung
|
US7279936B2
(en)
*
|
2003-12-08 |
2007-10-09 |
Infineon Technologies Ag |
Logic basic cell, logic basic cell arrangement and logic device
|
US7030658B2
(en)
*
|
2004-01-23 |
2006-04-18 |
Kabushiki Kaisha Toshiba |
Systems and methods for operating logic circuits
|
US6956399B1
(en)
*
|
2004-02-05 |
2005-10-18 |
Xilinx, Inc. |
High-speed lookup table circuits and methods for programmable logic devices
|
DE102004006769B3
(de)
*
|
2004-02-11 |
2005-08-11 |
Infineon Technologies Ag |
Auslesevorrichtung
|
US7167025B1
(en)
|
2004-02-14 |
2007-01-23 |
Herman Schmit |
Non-sequentially configurable IC
|
US7109752B1
(en)
*
|
2004-02-14 |
2006-09-19 |
Herman Schmit |
Configurable circuits, IC's, and systems
|
US7622951B2
(en)
*
|
2004-02-14 |
2009-11-24 |
Tabula, Inc. |
Via programmable gate array with offset direct connections
|
US7193440B1
(en)
*
|
2004-02-14 |
2007-03-20 |
Herman Schmit |
Configurable circuits, IC's, and systems
|
US7126373B1
(en)
*
|
2004-02-14 |
2006-10-24 |
Herman Schmit |
Configurable logic circuits with commutative properties
|
US7126381B1
(en)
|
2004-02-14 |
2006-10-24 |
Herman Schmit |
VPA interconnect circuit
|
US7193432B1
(en)
|
2004-02-14 |
2007-03-20 |
Herman Schmit |
VPA logic circuits
|
US7157933B1
(en)
|
2004-02-14 |
2007-01-02 |
Herman Schmit |
Configurable circuits, IC's, and systems
|
US7284222B1
(en)
*
|
2004-06-30 |
2007-10-16 |
Tabula, Inc. |
Method and apparatus for identifying connections between configurable nodes in a configurable integrated circuit
|
US7425841B2
(en)
|
2004-02-14 |
2008-09-16 |
Tabula Inc. |
Configurable circuits, IC's, and systems
|
US6992505B1
(en)
*
|
2004-03-09 |
2006-01-31 |
Xilinx, Inc. |
Structures and methods of implementing a pass gate multiplexer with pseudo-differential input signals
|
DE102004011433A1
(de)
*
|
2004-03-09 |
2005-10-20 |
Infineon Technologies Ag |
Logik-Grundzelle, Logik-Grundzellen-Anordnung und Logik-Vorrichtung
|
DE102004025581B4
(de)
*
|
2004-05-25 |
2008-02-14 |
Infineon Technologies Ag |
Logik-Grundzelle und Logik-Grundzellen-Anordnung
|
US7193438B1
(en)
*
|
2004-06-30 |
2007-03-20 |
Andre Rohe |
Configurable integrated circuit with offset connection
|
US7449915B2
(en)
*
|
2004-06-30 |
2008-11-11 |
Tabula Inc. |
VPA logic circuits
|
US7312630B2
(en)
*
|
2004-06-30 |
2007-12-25 |
Tabula, Inc. |
Configurable integrated circuit with built-in turns
|
US7282950B1
(en)
|
2004-11-08 |
2007-10-16 |
Tabula, Inc. |
Configurable IC's with logic resources with offset connections
|
US7408382B2
(en)
*
|
2004-06-30 |
2008-08-05 |
Tabula, Inc. |
Configurable circuits, IC's, and systems
|
US7439766B2
(en)
*
|
2004-06-30 |
2008-10-21 |
Tabula, Inc. |
Configurable logic circuits with commutative properties
|
US7145361B1
(en)
*
|
2004-06-30 |
2006-12-05 |
Andre Rohe |
Configurable integrated circuit with different connection schemes
|
US7242216B1
(en)
|
2004-11-08 |
2007-07-10 |
Herman Schmit |
Embedding memory between tile arrangement of a configurable IC
|
US7573296B2
(en)
|
2004-11-08 |
2009-08-11 |
Tabula Inc. |
Configurable IC with configurable routing resources that have asymmetric input and/or outputs
|
US7342415B2
(en)
*
|
2004-11-08 |
2008-03-11 |
Tabula, Inc. |
Configurable IC with interconnect circuits that also perform storage operations
|
US7295037B2
(en)
*
|
2004-11-08 |
2007-11-13 |
Tabula, Inc. |
Configurable IC with routing circuits with offset connections
|
US7743085B2
(en)
*
|
2004-11-08 |
2010-06-22 |
Tabula, Inc. |
Configurable IC with large carry chains
|
US7276933B1
(en)
*
|
2004-11-08 |
2007-10-02 |
Tabula, Inc. |
Reconfigurable IC that has sections running at different looperness
|
US7301368B2
(en)
*
|
2005-03-15 |
2007-11-27 |
Tabula, Inc. |
Embedding memory within tile arrangement of a configurable IC
|
US7224181B1
(en)
*
|
2004-11-08 |
2007-05-29 |
Herman Schmit |
Clock distribution in a configurable IC
|
US7917559B2
(en)
*
|
2004-11-08 |
2011-03-29 |
Tabula, Inc. |
Configurable IC's with configurable logic circuits that perform adder and/or subtractor operations
|
US7317331B2
(en)
*
|
2004-11-08 |
2008-01-08 |
Tabula, Inc. |
Reconfigurable IC that has sections running at different reconfiguration rates
|
US7268586B1
(en)
*
|
2004-11-08 |
2007-09-11 |
Tabula, Inc. |
Method and apparatus for accessing stored data in a reconfigurable IC
|
US7259587B1
(en)
|
2004-11-08 |
2007-08-21 |
Tabula, Inc. |
Configurable IC's with configurable logic resources that have asymetric inputs and/or outputs
|
US20070244958A1
(en)
*
|
2004-11-08 |
2007-10-18 |
Jason Redgrave |
Configurable IC's with carry bypass circuitry
|
US7330050B2
(en)
*
|
2004-11-08 |
2008-02-12 |
Tabula, Inc. |
Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements
|
US7428721B2
(en)
*
|
2004-12-01 |
2008-09-23 |
Tabula, Inc. |
Operational cycle assignment in a configurable IC
|
US7236009B1
(en)
|
2004-12-01 |
2007-06-26 |
Andre Rohe |
Operational time extension
|
US7496879B2
(en)
*
|
2004-12-01 |
2009-02-24 |
Tabula, Inc. |
Concurrent optimization of physical design and operational cycle assignment
|
US7358761B1
(en)
*
|
2005-01-21 |
2008-04-15 |
Csitch Corporation |
Versatile multiplexer-structures in programmable logic using serial chaining and novel selection schemes
|
US7310003B2
(en)
*
|
2005-03-15 |
2007-12-18 |
Tabula, Inc. |
Configurable IC with interconnect circuits that have select lines driven by user signals
|
US7298169B2
(en)
*
|
2005-03-15 |
2007-11-20 |
Tabula, Inc |
Hybrid logic/interconnect circuit in a configurable IC
|
US7230869B1
(en)
|
2005-03-15 |
2007-06-12 |
Jason Redgrave |
Method and apparatus for accessing contents of memory cells
|
US7224182B1
(en)
*
|
2005-03-15 |
2007-05-29 |
Brad Hutchings |
Hybrid configurable circuit for a configurable IC
|
US7530033B2
(en)
*
|
2005-03-15 |
2009-05-05 |
Tabula, Inc. |
Method and apparatus for decomposing functions in a configurable IC
|
US7825684B2
(en)
*
|
2005-03-15 |
2010-11-02 |
Tabula, Inc. |
Variable width management for a memory of a configurable IC
|
EP1871181B2
(de)
*
|
2005-04-21 |
2016-12-21 |
N.V. Nutricia |
Nahrungsergänzungsmittel für hiv-patienten
|
US7375552B1
(en)
|
2005-06-14 |
2008-05-20 |
Xilinx, Inc. |
Programmable logic block with dedicated and selectable lookup table outputs coupled to general interconnect structure
|
US7268587B1
(en)
|
2005-06-14 |
2007-09-11 |
Xilinx, Inc. |
Programmable logic block with carry chains providing lookahead functions of different lengths
|
US7253658B1
(en)
|
2005-06-14 |
2007-08-07 |
Xilinx, Inc. |
Integrated circuit providing direct access to multi-directional interconnect lines in a general interconnect structure
|
US7276934B1
(en)
|
2005-06-14 |
2007-10-02 |
Xilinx, Inc. |
Integrated circuit with programmable routing structure including diagonal interconnect lines
|
US7256612B1
(en)
|
2005-06-14 |
2007-08-14 |
Xilinx, Inc. |
Programmable logic block providing carry chain with programmable initialization values
|
US7265576B1
(en)
|
2005-06-14 |
2007-09-04 |
Xilinx, Inc. |
Programmable lookup table with dual input and output terminals in RAM mode
|
US7215138B1
(en)
*
|
2005-06-14 |
2007-05-08 |
Xilinx, Inc. |
Programmable lookup table with dual input and output terminals in shift register mode
|
US7274214B1
(en)
|
2005-06-14 |
2007-09-25 |
Xilinx, Inc. |
Efficient tile layout for a programmable logic device
|
US7804719B1
(en)
|
2005-06-14 |
2010-09-28 |
Xilinx, Inc. |
Programmable logic block having reduced output delay during RAM write processes when programmed to function in RAM mode
|
US7126858B1
(en)
*
|
2005-06-17 |
2006-10-24 |
Altera Corporation |
Apparatus for emulating asynchronous clear in memory structure and method for implementing the same
|
US7443196B2
(en)
*
|
2005-07-15 |
2008-10-28 |
Tabula, Inc. |
Configuration network for a configurable IC
|
US7765249B1
(en)
|
2005-11-07 |
2010-07-27 |
Tabula, Inc. |
Use of hybrid interconnect/logic circuits for multiplication
|
US7372297B1
(en)
|
2005-11-07 |
2008-05-13 |
Tabula Inc. |
Hybrid interconnect/logic circuits enabling efficient replication of a function in several sub-cycles to save logic and routing resources
|
US8463836B1
(en)
|
2005-11-07 |
2013-06-11 |
Tabula, Inc. |
Performing mathematical and logical operations in multiple sub-cycles
|
US7818361B1
(en)
|
2005-11-07 |
2010-10-19 |
Tabula, Inc. |
Method and apparatus for performing two's complement multiplication
|
US7262633B1
(en)
*
|
2005-11-11 |
2007-08-28 |
Tabula, Inc. |
Via programmable gate array with offset bit lines
|
US7489162B1
(en)
|
2005-12-01 |
2009-02-10 |
Tabula, Inc. |
Users registers in a reconfigurable IC
|
US7679401B1
(en)
|
2005-12-01 |
2010-03-16 |
Tabula, Inc. |
User registers implemented with routing circuits in a configurable IC
|
US7461362B1
(en)
|
2005-12-01 |
2008-12-02 |
Tabula, Inc. |
Replacing circuit design elements with their equivalents
|
US7694083B1
(en)
*
|
2006-03-08 |
2010-04-06 |
Tabula, Inc. |
System and method for providing a virtual memory architecture narrower and deeper than a physical memory architecture
|
US7609085B1
(en)
|
2006-03-08 |
2009-10-27 |
Tabula, Inc. |
Configurable integrated circuit with a 4-to-1 multiplexer
|
US7797497B1
(en)
|
2006-03-08 |
2010-09-14 |
Tabula, Inc. |
System and method for providing more logical memory ports than physical memory ports
|
US7486111B2
(en)
*
|
2006-03-08 |
2009-02-03 |
Tier Logic, Inc. |
Programmable logic devices comprising time multiplexed programmable interconnect
|
US7518400B1
(en)
|
2006-03-08 |
2009-04-14 |
Tabula, Inc. |
Barrel shifter implemented on a configurable integrated circuit
|
US7504858B1
(en)
|
2006-03-08 |
2009-03-17 |
Tabula, Inc. |
Configurable integrated circuit with parallel non-neighboring offset connections
|
US7669097B1
(en)
|
2006-03-27 |
2010-02-23 |
Tabula, Inc. |
Configurable IC with error detection and correction circuitry
|
US7529992B1
(en)
|
2006-03-27 |
2009-05-05 |
Tabula, Inc. |
Configurable integrated circuit with error correcting circuitry
|
US7812633B1
(en)
*
|
2006-04-03 |
2010-10-12 |
Altera Corporation |
Apparatus and method for the arithmetic over-ride of look up table outputs in a programmable logic device
|
CN100442783C
(zh)
*
|
2006-04-12 |
2008-12-10 |
杭州华三通信技术有限公司 |
基于现场可编程逻辑阵列的读写缓存单元的方法及装置
|
US7397276B1
(en)
*
|
2006-06-02 |
2008-07-08 |
Lattice Semiconductor Corporation |
Logic block control architectures for programmable logic devices
|
US7378872B1
(en)
*
|
2006-06-02 |
2008-05-27 |
Lattice Semiconductor Corporation |
Programmable logic device architecture with multiple slice types
|
US7930666B1
(en)
|
2006-12-12 |
2011-04-19 |
Tabula, Inc. |
System and method of providing a memory hierarchy
|
US7587697B1
(en)
|
2006-12-12 |
2009-09-08 |
Tabula, Inc. |
System and method of mapping memory blocks in a configurable integrated circuit
|
US7514957B2
(en)
*
|
2007-03-20 |
2009-04-07 |
Tabula, Inc |
Configurable IC having a routing fabric with storage elements
|
US7535252B1
(en)
|
2007-03-22 |
2009-05-19 |
Tabula, Inc. |
Configurable ICs that conditionally transition through configuration data sets
|
US8248101B2
(en)
|
2007-09-06 |
2012-08-21 |
Tabula, Inc. |
Reading configuration data from internal storage node of configuration storage circuit
|
US7940082B1
(en)
*
|
2007-12-28 |
2011-05-10 |
Altera Corporation |
Circuits and method for bypassing a static configuration in a programmable logic device to implement a dynamic multiplexer
|
US8863067B1
(en)
|
2008-02-06 |
2014-10-14 |
Tabula, Inc. |
Sequential delay analysis by placement engines
|
US8166435B2
(en)
|
2008-06-26 |
2012-04-24 |
Tabula, Inc. |
Timing operations in an IC with configurable circuits
|
US8230375B2
(en)
|
2008-09-14 |
2012-07-24 |
Raminda Udaya Madurawe |
Automated metal pattern generation for integrated circuits
|
US7786749B1
(en)
*
|
2009-05-19 |
2010-08-31 |
Sillcon Storage Technology, Inc. |
Programmable integrated circuit having built in test circuit
|
US8912820B2
(en)
|
2010-04-02 |
2014-12-16 |
Tabula, Inc. |
System and method for reducing reconfiguration power
|
US8941409B2
(en)
|
2011-07-01 |
2015-01-27 |
Tabula, Inc. |
Configurable storage elements
|
US9148151B2
(en)
|
2011-07-13 |
2015-09-29 |
Altera Corporation |
Configurable storage elements
|
US9203397B1
(en)
|
2011-12-16 |
2015-12-01 |
Altera Corporation |
Delaying start of user design execution
|
US20150154005A1
(en)
*
|
2013-12-02 |
2015-06-04 |
Kuo-Tseng Tseng |
Methods and Apparatuses for Performing Multiplication
|
US9509307B1
(en)
*
|
2014-09-22 |
2016-11-29 |
Xilinx, Inc. |
Interconnect multiplexers and methods of reducing contention currents in an interconnect multiplexer
|
US9710199B2
(en)
|
2014-11-07 |
2017-07-18 |
International Business Machines Corporation |
Non-volatile memory data storage with low read amplification
|
US10162700B2
(en)
|
2014-12-23 |
2018-12-25 |
International Business Machines Corporation |
Workload-adaptive data packing algorithm
|
WO2016117134A1
(en)
*
|
2015-01-21 |
2016-07-28 |
Nec Corporation |
Reconfigurable circuit
|
US9712190B2
(en)
|
2015-09-24 |
2017-07-18 |
International Business Machines Corporation |
Data packing for compression-enabled storage systems
|
US9870285B2
(en)
|
2015-11-18 |
2018-01-16 |
International Business Machines Corporation |
Selectively de-straddling data pages in non-volatile memory
|
CN111142840B
(zh)
*
|
2019-12-27 |
2023-06-09 |
深圳鲲云信息科技有限公司 |
基于fpga的数据计算方法和装置
|