DE60041029D1 - Schieberegister mit möglicher direkter Einfügung von Daten - Google Patents

Schieberegister mit möglicher direkter Einfügung von Daten

Info

Publication number
DE60041029D1
DE60041029D1 DE60041029T DE60041029T DE60041029D1 DE 60041029 D1 DE60041029 D1 DE 60041029D1 DE 60041029 T DE60041029 T DE 60041029T DE 60041029 T DE60041029 T DE 60041029T DE 60041029 D1 DE60041029 D1 DE 60041029D1
Authority
DE
Germany
Prior art keywords
data
shift register
direct insertion
possible direct
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60041029T
Other languages
English (en)
Inventor
Mitsuyuki Nakamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Application granted granted Critical
Publication of DE60041029D1 publication Critical patent/DE60041029D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/08Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations, the intermediate ones not being accessible for either enqueue or dequeue operations, e.g. using a shift register
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C19/00Digital stores in which the information is moved stepwise, e.g. shift registers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Shift Register Type Memory (AREA)
DE60041029T 1999-10-29 2000-10-27 Schieberegister mit möglicher direkter Einfügung von Daten Expired - Lifetime DE60041029D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP30957999A JP3744285B2 (ja) 1999-10-29 1999-10-29 シフトレジスタ及びその制御方法

Publications (1)

Publication Number Publication Date
DE60041029D1 true DE60041029D1 (de) 2009-01-22

Family

ID=17994740

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60041029T Expired - Lifetime DE60041029D1 (de) 1999-10-29 2000-10-27 Schieberegister mit möglicher direkter Einfügung von Daten

Country Status (4)

Country Link
US (1) US6745216B1 (de)
EP (1) EP1096506B1 (de)
JP (1) JP3744285B2 (de)
DE (1) DE60041029D1 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003037572A (ja) 2001-07-23 2003-02-07 Nec Corp スケジューリング方式
JP3765273B2 (ja) * 2002-02-06 2006-04-12 日本電気株式会社 シフトレジスタ
JP4894218B2 (ja) * 2005-10-07 2012-03-14 セイコーエプソン株式会社 半導体集積回路
WO2008072173A2 (en) 2006-12-12 2008-06-19 Nxp B.V. Circuit with parallel functional circuits with multi-phase control inputs
US8154815B2 (en) * 2008-12-18 2012-04-10 Lsi Corporation Systems and methods for generating equalization data using shift register architecture
KR101667097B1 (ko) 2011-06-28 2016-10-17 휴렛 팩커드 엔터프라이즈 디벨롭먼트 엘피 시프트 가능 메모리
KR20140065477A (ko) 2011-10-27 2014-05-29 휴렛-팩커드 디벨롭먼트 컴퍼니, 엘.피. 원자적 동작을 지원하는 시프트 가능형 메모리
WO2013062562A1 (en) 2011-10-27 2013-05-02 Hewlett-Packard Development Company, L.P. Shiftable memory supporting in-memory data structures
GB2509661B (en) * 2011-10-27 2015-10-07 Hewlett Packard Development Co Shiftable memory employing ring registers
WO2013062595A1 (en) 2011-10-28 2013-05-02 Hewlett-Packard Development Company, L.P. Metal-insulator phase transition flip-flop
US8854860B2 (en) 2011-10-28 2014-10-07 Hewlett-Packard Development Company, L.P. Metal-insulator transition latch
KR101660611B1 (ko) 2012-01-30 2016-09-27 휴렛 팩커드 엔터프라이즈 디벨롭먼트 엘피 워드 시프트 정적 랜덤 액세스 메모리(ws-sram)
US9542307B2 (en) 2012-03-02 2017-01-10 Hewlett Packard Enterprise Development Lp Shiftable memory defragmentation
US9431074B2 (en) 2012-03-02 2016-08-30 Hewlett Packard Enterprise Development Lp Shiftable memory supporting bimodal storage
US8819376B2 (en) 2012-04-23 2014-08-26 Hewlett-Packard Development Company, L. P. Merging arrays using shiftable memory
US9384824B2 (en) 2012-07-10 2016-07-05 Hewlett Packard Enterprise Development Lp List sort static random access memory
US9202590B2 (en) * 2013-07-29 2015-12-01 Broadcom Corporation Low power shift register

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56131243A (en) 1980-03-18 1981-10-14 Mitsubishi Electric Corp Control signal inserting method
US4528647A (en) 1981-01-07 1985-07-09 Burroughs Corp. Wafer scale integrated circuit memories
JP2613223B2 (ja) * 1987-09-10 1997-05-21 株式会社日立製作所 演算装置
US4974184A (en) * 1988-05-05 1990-11-27 Honeywell Inc. Maximum length pseudo-random test pattern generator via feedback network modification
JPH06276062A (ja) * 1993-03-18 1994-09-30 Fujitsu Ltd マスタ/スレーブ型dフリップフロップが複数段接続された論理回路
JP3457977B2 (ja) 1993-06-04 2003-10-20 オリンパス光学工業株式会社 シフトレジスタ
US6384996B1 (en) * 1994-10-31 2002-05-07 Samsung Electronics Co., Ltd. Insertion of ones and zeroes into I-NRZI modulation for magnetic recording apparatus to facilitate head tracking
US5555202A (en) * 1994-12-05 1996-09-10 Cirrus Logic, Inc. Low-power, high-performance barrel shifter
US5903466A (en) * 1995-12-29 1999-05-11 Synopsys, Inc. Constraint driven insertion of scan logic for implementing design for test within an integrated circuit design
US6009451A (en) * 1996-11-22 1999-12-28 Lucent Technologies Inc. Method for generating barrel shifter result flags directly from input data
US6078937A (en) * 1996-12-19 2000-06-20 Vlsi Technology, Inc. Barrel shifter, circuit and method of manipulating a bit pattern
SE9701874D0 (sv) 1997-05-21 1997-05-21 Ferenc Belik AdressjusterbartRAM-minne (eller shiftminne)
US5983376A (en) * 1997-09-24 1999-11-09 Sun Microsystems, Inc. Automated scan insertion flow for control block design

Also Published As

Publication number Publication date
JP3744285B2 (ja) 2006-02-08
EP1096506A1 (de) 2001-05-02
EP1096506B1 (de) 2008-12-10
US6745216B1 (en) 2004-06-01
JP2001126491A (ja) 2001-05-11

Similar Documents

Publication Publication Date Title
DE60041029D1 (de) Schieberegister mit möglicher direkter Einfügung von Daten
DE60041145D1 (de) Nutzung von daten
DE60021819D1 (de) Datenschieberegister
DE60044061D1 (de) Sicherung von datenübertagungen
DE69526583D1 (de) Übertragung von bohrlochdaten
DE69813208D1 (de) Chipkarte mit datenumsetzer
DE69725468D1 (de) Ausführung von geowissenschaftlichen auswertungen mit simulierten daten
DE59505891D1 (de) Mähdrescherbetrieb mit Betriebsdatenkataster
DE69805536D1 (de) Datenaufzeichnungsgerät
DE69908832D1 (de) Übertragung von Daten zur Übung musikalischer Aufführungen
DE50100955D1 (de) Elektrooptisches datenübertragungsmodul
DE69941416D1 (de) eichneten Informationen
DE69835161D1 (de) Informationsübertragungsgerät
DE59910363D1 (de) Flüssigkristallines medium
DE69432659D1 (de) Rotationsregister zur orthogonalen Datentransformation
DE60040735D1 (de) R datenübertragung
DE60017121D1 (de) Plattenleitungslesen
DE69928050D1 (de) Taktregenerator
DE69827519D1 (de) Formulareingabe mit vergleich des feld-datentypes
DE50005781D1 (de) Quadraturmodulator
DE69918056D1 (de) Magnetische datenmarkierung
DE60125674D1 (de) Informationsanzeige
DE59804452D1 (de) Chipkarte mit bistabiler anzeige
DE69931435D1 (de) streifenweise Rasterung von Druckdaten
DE69935892D1 (de) Veränderung von kodierten daten

Legal Events

Date Code Title Description
8364 No opposition during term of opposition