DE60029599D1 - Vefahren zur herstellung einer verbindung aus kupfer - Google Patents

Vefahren zur herstellung einer verbindung aus kupfer

Info

Publication number
DE60029599D1
DE60029599D1 DE60029599T DE60029599T DE60029599D1 DE 60029599 D1 DE60029599 D1 DE 60029599D1 DE 60029599 T DE60029599 T DE 60029599T DE 60029599 T DE60029599 T DE 60029599T DE 60029599 D1 DE60029599 D1 DE 60029599D1
Authority
DE
Germany
Prior art keywords
copper
compound
producing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60029599T
Other languages
English (en)
Other versions
DE60029599T2 (de
Inventor
Yves Morand
Yveline Gobil
Olivier Demolliens
Myriam Assous
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SA
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Original Assignee
Commissariat a lEnergie Atomique CEA
STMicroelectronics SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Commissariat a lEnergie Atomique CEA, STMicroelectronics SA filed Critical Commissariat a lEnergie Atomique CEA
Application granted granted Critical
Publication of DE60029599D1 publication Critical patent/DE60029599D1/de
Publication of DE60029599T2 publication Critical patent/DE60029599T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
    • H01L21/76844—Bottomless liners
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76831—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches, e.g. non-conductive sidewall liners
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226—Via connections in a multilevel interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
DE60029599T 1999-09-14 2000-09-12 Vefahren zur herstellung einer verbindung aus kupfer Expired - Lifetime DE60029599T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FR9911468A FR2798512B1 (fr) 1999-09-14 1999-09-14 Procede de realisation d'une connexion en cuivre au travers d'une couche de materiau dielectrique d'un circuit integre
FR9911468 1999-09-14
PCT/FR2000/002515 WO2001020665A1 (fr) 1999-09-14 2000-09-12 Procede de realisation d'une connexion en cuivre

Publications (2)

Publication Number Publication Date
DE60029599D1 true DE60029599D1 (de) 2006-09-07
DE60029599T2 DE60029599T2 (de) 2007-07-19

Family

ID=9549812

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60029599T Expired - Lifetime DE60029599T2 (de) 1999-09-14 2000-09-12 Vefahren zur herstellung einer verbindung aus kupfer

Country Status (6)

Country Link
US (1) US6521533B1 (de)
EP (1) EP1212793B1 (de)
JP (1) JP2003509862A (de)
DE (1) DE60029599T2 (de)
FR (1) FR2798512B1 (de)
WO (1) WO2001020665A1 (de)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3365554B2 (ja) * 2000-02-07 2003-01-14 キヤノン販売株式会社 半導体装置の製造方法
US7132363B2 (en) 2001-03-27 2006-11-07 Advanced Micro Devices, Inc. Stabilizing fluorine etching of low-k materials
US6469385B1 (en) * 2001-06-04 2002-10-22 Advanced Micro Devices, Inc. Integrated circuit with dielectric diffusion barrier layer formed between interconnects and interlayer dielectric layers
US6979903B1 (en) * 2001-06-04 2005-12-27 Advanced Micro Devices, Inc. Integrated circuit with dielectric diffusion barrier layer formed between interconnects and interlayer dielectric layers
GB0117250D0 (en) * 2001-07-14 2001-09-05 Trikon Holdings Ltd Method of forming a conductive interconnect
JP2005512312A (ja) * 2001-10-11 2005-04-28 エピオン コーポレイション 相互接続バイアを改善するためのｇｃｉｂ処理および改善された相互接続バイア
TW558823B (en) * 2002-04-10 2003-10-21 Via Tech Inc Through-hole process of integrated circuit substrate
US7005375B2 (en) * 2002-09-30 2006-02-28 Agere Systems Inc. Method to avoid copper contamination of a via or dual damascene structure
JP2006019480A (ja) * 2004-07-01 2006-01-19 Nec Electronics Corp 半導体装置の製造方法
DE102007010883A1 (de) * 2007-03-06 2008-09-18 Infineon Technologies Ag Leistungshalbleiteranordnung und Verfahren zu dessen Herstellung
JP5512931B2 (ja) * 2007-03-26 2014-06-04 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP5512930B2 (ja) 2007-03-26 2014-06-04 株式会社半導体エネルギー研究所 半導体装置の作製方法
US8030733B1 (en) 2007-05-22 2011-10-04 National Semiconductor Corporation Copper-compatible fuse target
US7964934B1 (en) 2007-05-22 2011-06-21 National Semiconductor Corporation Fuse target and method of forming the fuse target in a copper process flow
US20090026486A1 (en) * 2007-07-26 2009-01-29 Sharp Kabushiki Kaisha Nitride based compound semiconductor light emitting device and method of manufacturing the same
US7981308B2 (en) 2007-12-31 2011-07-19 Robert Bosch Gmbh Method of etching a device using a hard mask and etch stop layer
US8236684B2 (en) * 2008-06-27 2012-08-07 Applied Materials, Inc. Prevention and reduction of solvent and solution penetration into porous dielectrics using a thin barrier layer
US7709956B2 (en) * 2008-09-15 2010-05-04 National Semiconductor Corporation Copper-topped interconnect structure that has thin and thick copper traces and method of forming the copper-topped interconnect structure
JP5466889B2 (ja) * 2009-06-18 2014-04-09 東京エレクトロン株式会社 多層配線の形成方法
US9859156B2 (en) * 2015-12-30 2018-01-02 Taiwan Semiconductor Manufacturing Co., Ltd. Interconnection structure with sidewall dielectric protection layer

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09260492A (ja) 1996-03-25 1997-10-03 Toshiba Corp 半導体装置の製造方法
JP3150095B2 (ja) * 1996-12-12 2001-03-26 日本電気株式会社 多層配線構造の製造方法
US5985762A (en) * 1997-05-19 1999-11-16 International Business Machines Corporation Method of forming a self-aligned copper diffusion barrier in vias
US5920790A (en) * 1997-08-29 1999-07-06 Motorola, Inc. Method of forming a semiconductor device having dual inlaid structure
JPH11135506A (ja) * 1997-10-31 1999-05-21 Nec Corp 半導体装置の製造方法
US6291334B1 (en) * 1997-12-19 2001-09-18 Applied Materials, Inc. Etch stop layer for dual damascene process
US6287977B1 (en) 1998-07-31 2001-09-11 Applied Materials, Inc. Method and apparatus for forming improved metal interconnects
US6127089A (en) * 1998-08-28 2000-10-03 Advanced Micro Devices, Inc. Interconnect structure with low k dielectric materials and method of making the same with single and dual damascene techniques
DE19843624C1 (de) * 1998-09-23 2000-06-15 Siemens Ag Integrierte Schaltungsanordnung und Verfahren zu deren Herstellung
US6252303B1 (en) * 1998-12-02 2001-06-26 Advanced Micro Devices, Inc. Intergration of low-K SiOF as inter-layer dielectric
JP2000195951A (ja) * 1998-12-28 2000-07-14 United Microelectron Corp 多重レベル相互接続構造を持つ集積回路における二重ダマスク構造製造方法
US6291887B1 (en) * 1999-01-04 2001-09-18 Advanced Micro Devices, Inc. Dual damascene arrangements for metal interconnection with low k dielectric constant materials and nitride middle etch stop layer
US6218317B1 (en) * 1999-04-19 2001-04-17 National Semiconductor Corp. Methylated oxide-type dielectric as a replacement for SiO2 hardmasks used in polymeric low K, dual damascene interconnect integration
JP2000306995A (ja) * 1999-04-20 2000-11-02 Fujitsu Ltd 半導体装置及びその製造方法
JP2001035917A (ja) * 1999-07-19 2001-02-09 Hitachi Ltd 半導体装置およびその製造方法

Also Published As

Publication number Publication date
DE60029599T2 (de) 2007-07-19
FR2798512A1 (fr) 2001-03-16
FR2798512B1 (fr) 2001-10-19
US6521533B1 (en) 2003-02-18
WO2001020665A1 (fr) 2001-03-22
EP1212793A1 (de) 2002-06-12
JP2003509862A (ja) 2003-03-11
EP1212793B1 (de) 2006-07-26

Similar Documents

Publication Publication Date Title
DE60029599D1 (de) Vefahren zur herstellung einer verbindung aus kupfer
DE60103246D1 (de) Integriertes verfahren zur herstellung einer alkenyl-substituierten aromatischen verbindung
ATE374234T1 (de) Verfahren zur herstellung von olefinen aus einer sauerstoffverbindungen enthaltenden beschickung
DE60036869D1 (de) Verfahren zur herstellung einer vergrabenen verbindung für einen grabenkondensator
DE69906491D1 (de) VERFAHREN ZUR HERSTELLUNG EINER SiCOI-STRUKTUR
ATE295359T1 (de) Verfahren zur herstellung von epoxiden aus olefinen
ATE259315T1 (de) Verfahren zur herstellung einer stossanfängeranordnung
DE69932665D1 (de) Verfahren zur Herstellung einer Verbindungsstruktur
DE60100449D1 (de) Verfahren zur Herstellung einer Photo-Orientierungsschicht
DE602004004483D1 (de) Verfahren zur Herstellung einer Doppeldamaszen-Metallverbindung
DE59914827D1 (de) Verfahren zur herstellung einer bond-draht-verbindung
DE10196471T1 (de) Verfahren zur Herstellung einer biologisch abbauren thermoplastischen Verbindung
ATE225180T1 (de) Verfahren zur herstellung einer eisen-dextran verbindung
DE60041120D1 (de) Verfahren zur herstellung einer dielektrischen, keramischen zusammensetzung
DE69940737D1 (de) Verfahren zur herstellung einer halbleiteranordnung
DE60228711D1 (de) Verfahren zur herstellung einer sinterlegierung
DE69934680D1 (de) Verfahren zur herstellung einer schicht
DE60032660D1 (de) Verfahren zur Herstellung einer planaren Heterostruktur
DE60030577D1 (de) Verfahren zur herstellung einer hochreinen polyvinylether verbindung und schmiermittel
DE69942186D1 (de) Verfahren zur herstellung einer halbleiteranordnung
DE60134220D1 (de) Verfahren zur herstellung einer heteroübergang-bicmos-integrierter schaltung
DE60207907D1 (de) Verfahren zur Herstellung einer Halbleiterschaltung
DE602004002651D1 (de) Verfahren zur Herstellung einer Vinylverbindung.
ATE258931T1 (de) Verfahren zur herstellung einer isooxazolidindion-verbindung
DE69911902D1 (de) Verfahren zur Herstellung einer gedruckten Schaltung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition