DE4109046C2 - - Google Patents
Info
- Publication number
- DE4109046C2 DE4109046C2 DE19914109046 DE4109046A DE4109046C2 DE 4109046 C2 DE4109046 C2 DE 4109046C2 DE 19914109046 DE19914109046 DE 19914109046 DE 4109046 A DE4109046 A DE 4109046A DE 4109046 C2 DE4109046 C2 DE 4109046C2
- Authority
- DE
- Germany
- Prior art keywords
- pulse
- output
- pulses
- pulse group
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000001208 nuclear magnetic resonance pulse sequence Methods 0.000 claims description 3
- 230000010354 integration Effects 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 1
- 210000003608 fece Anatomy 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19914109046 DE4109046A1 (de) | 1990-04-03 | 1991-03-15 | Digitaler pll-schaltkreis |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE4011121 | 1990-04-03 | ||
DE19914109046 DE4109046A1 (de) | 1990-04-03 | 1991-03-15 | Digitaler pll-schaltkreis |
Publications (2)
Publication Number | Publication Date |
---|---|
DE4109046A1 DE4109046A1 (de) | 1991-10-10 |
DE4109046C2 true DE4109046C2 (enrdf_load_stackoverflow) | 1993-04-15 |
Family
ID=25891938
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE19914109046 Granted DE4109046A1 (de) | 1990-04-03 | 1991-03-15 | Digitaler pll-schaltkreis |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE4109046A1 (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19653129A1 (de) * | 1996-12-19 | 1998-06-25 | Siemens Ag | Verfahren zum Ermitteln einer Ansteuerspannung für einen spannungsgesteuerten Oszillator in einem Phasenregelkreis |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3886459A (en) * | 1973-08-07 | 1975-05-27 | Usm Corp | Digital pulse rate ramping circuits |
US4166249A (en) * | 1978-02-15 | 1979-08-28 | Honeywell Inc. | Digital frequency-lock circuit |
US4418318A (en) * | 1981-03-10 | 1983-11-29 | Frederick Electronics Corporation | Digital phase-locked loop circuit |
-
1991
- 1991-03-15 DE DE19914109046 patent/DE4109046A1/de active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19653129A1 (de) * | 1996-12-19 | 1998-06-25 | Siemens Ag | Verfahren zum Ermitteln einer Ansteuerspannung für einen spannungsgesteuerten Oszillator in einem Phasenregelkreis |
DE19653129C2 (de) * | 1996-12-19 | 1999-01-28 | Siemens Ag | Verfahren zum Erzeugen eines Ansteuersignals für einen spannungsgesteuerten Oszillator in einem Phasenregelkreis |
Also Published As
Publication number | Publication date |
---|---|
DE4109046A1 (de) | 1991-10-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69202531T2 (de) | Phasenregelschleife. | |
DE1954525C3 (de) | Phasensynchronisierschaltung für einen geregelten Oszillator | |
DE69023450T2 (de) | Generator für Topologie-unhabhängige Referenzsignale. | |
DE69314519T2 (de) | Frequenzsynthetisierer | |
DE2428495A1 (de) | Anordnung zur stoerungsunterdrueckung in synchronisierten oszillatoren | |
DE2735642C2 (de) | Phasenverriegelungsschleife | |
DE2744432A1 (de) | Phasen- oder frequenzsteuerkreis im rueckkopplungskreis des oszillators eines fernseh-kanalwaehlers o.dgl. | |
DE4139117C1 (enrdf_load_stackoverflow) | ||
DE2459751C3 (de) | Schaltungsanordnung zum Erzeugen von Signalen mit zunehmender Frequenz und von Signalen mit abnehmender Frequenz | |
DE1964912B2 (de) | Frequenz-Synthesizer | |
DE3906094C2 (de) | Digitale Phasen/Frequenz-Detektorschaltung | |
DE4109046C2 (enrdf_load_stackoverflow) | ||
DE3028945C2 (de) | Abstimmeinrichtung mit phasensynchronisierter Schleife und Maßnahmen zur automatischen Feinabstimmung | |
DE1945602C2 (de) | Schaltungsanordnung zur Frequenzuntersetzung in einem Gerät der Farbfernsehtechnik | |
DE2448533A1 (de) | Schaltungsanordnung fuer einen phasendiskriminator mit unbegrenztem fangbereich | |
DE2608268C2 (de) | Verfahren zum Erzeugen einer veränderbaren Folge von Impulsen und Schaltungsanordnung zur Durchführung des Verfahrens | |
DE2853617C2 (enrdf_load_stackoverflow) | ||
DE3246291C2 (de) | PLL-Schaltungsanordnung | |
DE3130126C2 (enrdf_load_stackoverflow) | ||
DE2909018C3 (de) | Frequenzwandler | |
DE3314973C1 (de) | Schaltungsanordnung zur Erzeugung einer stabilen festen Frequenz | |
EP1012980B1 (de) | Digitaler phase locked loop | |
DE1588510C3 (de) | Elektrische Schaltungsanordnung zur Erzeugung von drei oder mehrphasigen Wechselstromen | |
EP0122491A1 (de) | Digitaler Phasendetektor | |
DE10020686C2 (de) | Schaltungsanordnung zur Erzeugung von Wander bzw. von Wandersequenzen |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OP8 | Request for examination as to paragraph 44 patent law | ||
D2 | Grant after examination | ||
8364 | No opposition during term of opposition | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: CEGELEC AEG ANLAGEN UND ANTRIEBSSYSTEME GMBH, 1227 |
|
8327 | Change in the person/name/address of the patent owner |
Owner name: ALSTOM POWER CONVERSION GMBH, 12277 BERLIN, DE |
|
8339 | Ceased/non-payment of the annual fee |