DE3852261D1 - Prioritätszugriffssteuerungssystem zum Hauptspeicher für Rechner. - Google Patents

Prioritätszugriffssteuerungssystem zum Hauptspeicher für Rechner.

Info

Publication number
DE3852261D1
DE3852261D1 DE3852261T DE3852261T DE3852261D1 DE 3852261 D1 DE3852261 D1 DE 3852261D1 DE 3852261 T DE3852261 T DE 3852261T DE 3852261 T DE3852261 T DE 3852261T DE 3852261 D1 DE3852261 D1 DE 3852261D1
Authority
DE
Germany
Prior art keywords
computers
control system
access control
main memory
priority access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE3852261T
Other languages
English (en)
Other versions
DE3852261T2 (de
Inventor
Nobuo Uchida
Yuji Oinaga
Mikio Itoh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP23370487A external-priority patent/JPS6478337A/ja
Priority claimed from JP62256794A external-priority patent/JPH0199143A/ja
Priority claimed from JP62314745A external-priority patent/JPH0610801B2/ja
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of DE3852261D1 publication Critical patent/DE3852261D1/de
Publication of DE3852261T2 publication Critical patent/DE3852261T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
DE3852261T 1987-09-19 1988-09-19 Prioritätszugriffssteuerungssystem zum Hauptspeicher für Rechner. Expired - Fee Related DE3852261T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP23370487A JPS6478337A (en) 1987-09-19 1987-09-19 Control system for main memory access priority order
JP62256794A JPH0199143A (ja) 1987-10-12 1987-10-12 主記憶アクセス制御方法
JP62314745A JPH0610801B2 (ja) 1987-12-10 1987-12-10 主記憶アクセス制御装置

Publications (2)

Publication Number Publication Date
DE3852261D1 true DE3852261D1 (de) 1995-01-12
DE3852261T2 DE3852261T2 (de) 1995-04-06

Family

ID=27332027

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3852261T Expired - Fee Related DE3852261T2 (de) 1987-09-19 1988-09-19 Prioritätszugriffssteuerungssystem zum Hauptspeicher für Rechner.

Country Status (6)

Country Link
US (1) US5073871A (de)
EP (1) EP0309330B1 (de)
AU (1) AU592717B2 (de)
CA (1) CA1310429C (de)
DE (1) DE3852261T2 (de)
ES (1) ES2064364T3 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01169565A (ja) * 1987-12-24 1989-07-04 Fujitsu Ltd マルチプロセッサ制御方式
US5214769A (en) * 1987-12-24 1993-05-25 Fujitsu Limited Multiprocessor control system
JPH01303543A (ja) * 1988-05-31 1989-12-07 Fujitsu Ltd メモリアクセス制御装置
FR2644260B1 (fr) * 1989-03-08 1993-10-29 Nec Corp Dispositif de commande d'acces en memoire pouvant proceder a une commande simple
KR930002316B1 (ko) * 1989-05-10 1993-03-29 미쯔비시덴끼 가부시끼가이샤 버스제어방법 및 화상처리 장치
JPH0648477B2 (ja) * 1990-09-17 1994-06-22 日通工株式会社 マルチプロセッサシステムにおけるバス獲得方法
US5515523A (en) * 1991-06-03 1996-05-07 Digital Equipment Corporation Method and apparatus for arbitrating conflicts by monitoring number of access requests per unit of time in multiport memory systems
US5423008A (en) * 1992-08-03 1995-06-06 Silicon Graphics, Inc. Apparatus and method for detecting the activities of a plurality of processors on a shared bus
JP3010947B2 (ja) * 1992-11-26 2000-02-21 日本電気株式会社 メモリアクセス制御装置
US6055607A (en) * 1996-12-23 2000-04-25 Unisys Corporation Interface queue with bypassing capability for main storage unit
DE10110578B4 (de) * 2000-03-29 2004-06-03 International Business Machines Corporation Hierarchisches Prioritätsfilter mit integrierter Serialisierung

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3812473A (en) * 1972-11-24 1974-05-21 Ibm Storage system with conflict-free multiple simultaneous access
US4212057A (en) * 1976-04-22 1980-07-08 General Electric Company Shared memory multi-microprocessor computer system
US4314335A (en) * 1980-02-06 1982-02-02 The Perkin-Elmer Corporation Multilevel priority arbiter
US4395753A (en) * 1980-06-26 1983-07-26 Gte Automatic Electric Labs Inc. Allocation controller providing for access of multiple common resources by a plurality of central processing units
US4445174A (en) * 1981-03-31 1984-04-24 International Business Machines Corporation Multiprocessing system including a shared cache
JPS59229661A (ja) * 1983-06-10 1984-12-24 Nec Corp 記憶制御装置
US4875161A (en) * 1985-07-31 1989-10-17 Unisys Corporation Scientific processor vector file organization
JPH0628051B2 (ja) * 1986-04-25 1994-04-13 株式会社日立製作所 記憶制御方式

Also Published As

Publication number Publication date
EP0309330A2 (de) 1989-03-29
AU592717B2 (en) 1990-01-18
DE3852261T2 (de) 1995-04-06
US5073871A (en) 1991-12-17
EP0309330A3 (de) 1991-05-08
EP0309330B1 (de) 1994-11-30
ES2064364T3 (es) 1995-02-01
AU2231888A (en) 1989-05-04
CA1310429C (en) 1992-11-17

Similar Documents

Publication Publication Date Title
ATE81220T1 (de) Rechnersystem mit multikanaldirektspeicherzugriffsarbitrierung.
DE3750790D1 (de) Paritätsverteilung zum verbesserten Speicherzugriff.
DE3587843D1 (de) Speicherzugriffsteuerungsanordnung.
DE3689237D1 (de) Bussteuerungsarchitektur für Mikroprozessoren.
DE3587493D1 (de) Betriebssicheres datenverarbeitungsbussystem.
JPS57164353A (en) Access control system for common memory
DE3787494D1 (de) Datenübertragungssteuerungssystem.
DE3582662D1 (de) Virtuelles datenverarbeitungssystem.
DE3584751D1 (de) Datenuebertragungssystem.
DE69132539D1 (de) EDV-System mit Speichersteuerungseinheit für direkten oder verschachtelten Speicherzugriff
DE3851445D1 (de) Durch Direktspeicherzugriff gesteuertes System.
DE3851554D1 (de) Steuerungsanordnung für gemeinschaftlichen Speicher.
DE3884958D1 (de) Rutschregelung für schraubenförmig gewundene leitungen.
KR880701908A (ko) 정보 기억에 대한 액세스 제어용 시스템
DE3688177D1 (de) Hauptspeicherzugriffsteuerungseinrichtung fuer virtuelle rechenfunktionsanordnung.
DE3886756D1 (de) Betriebsmittelzugriff für Multiprozessorrechnersystem.
DE3650249D1 (de) Hochkapazitätsspeicher für Multiprozessorsystem.
NO865045D0 (no) Ledningssystem for stroemmende fluidum.
DE3484147D1 (de) Rechnersystem.
DE3752060D1 (de) Computergesteuertes entwurfsystem
DE3852261D1 (de) Prioritätszugriffssteuerungssystem zum Hauptspeicher für Rechner.
DE3786358D1 (de) Halbleiterspeicher mit system zum seriellen schnellzugriff.
DE3650173D1 (de) Schnittstellensystem für servoregelung.
DE3482997D1 (de) Vorrichtung zur computerspeicherzugriffssteuerung.
IT8067052A0 (it) Memoria di controllo per elaboratori numerici

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee