DE3789125D1 - Mehrfachport-Speichernetzwerk. - Google Patents

Mehrfachport-Speichernetzwerk.

Info

Publication number
DE3789125D1
DE3789125D1 DE87304170T DE3789125T DE3789125D1 DE 3789125 D1 DE3789125 D1 DE 3789125D1 DE 87304170 T DE87304170 T DE 87304170T DE 3789125 T DE3789125 T DE 3789125T DE 3789125 D1 DE3789125 D1 DE 3789125D1
Authority
DE
Germany
Prior art keywords
signal
providing
transition
binary address
address signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE87304170T
Other languages
English (en)
Other versions
DE3789125T2 (de
Inventor
Kent D Lewallen
Moon-Seng Kok
Steve Schumann
Woei-Jian Liu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of DE3789125D1 publication Critical patent/DE3789125D1/de
Publication of DE3789125T2 publication Critical patent/DE3789125T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Static Random-Access Memory (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Communication Control (AREA)
  • Dram (AREA)
DE3789125T 1986-05-19 1987-05-11 Mehrfachport-Speichernetzwerk. Expired - Lifetime DE3789125T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/864,690 US4742493A (en) 1986-05-19 1986-05-19 Multiple port memory array device including improved timing and associated method

Publications (2)

Publication Number Publication Date
DE3789125D1 true DE3789125D1 (de) 1994-03-31
DE3789125T2 DE3789125T2 (de) 1994-08-18

Family

ID=25343846

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3789125T Expired - Lifetime DE3789125T2 (de) 1986-05-19 1987-05-11 Mehrfachport-Speichernetzwerk.

Country Status (5)

Country Link
US (1) US4742493A (de)
EP (1) EP0250081B1 (de)
JP (1) JP2612446B2 (de)
AT (1) ATE101934T1 (de)
DE (1) DE3789125T2 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63898A (ja) * 1986-06-19 1988-01-05 Fujitsu Ltd 半導体記憶装置
US5166903A (en) * 1988-10-25 1992-11-24 International Business Machines Corporation Memory organization with arrays having an alternate data port facility
US5150328A (en) * 1988-10-25 1992-09-22 Internation Business Machines Corporation Memory organization with arrays having an alternate data port facility
US4918664A (en) * 1989-01-18 1990-04-17 Cypress Semiconductor Apparatus and method for preserving data integrity in multiple-port RAMS
US5062081A (en) * 1989-10-10 1991-10-29 Advanced Micro Devices, Inc. Multiport memory collision/detection circuitry
FR2672140B1 (fr) * 1991-01-28 1996-08-30 Bosch Gmbh Robert Systeme a multicalculateur.
DE10215362A1 (de) * 2002-04-08 2003-10-30 Infineon Technologies Ag Integrierter Speicher mit einem Speicherzellenfeld mit mehreren Speicherbänken und Schaltungsanordnung mit einem integrierten Speicher
US7888962B1 (en) 2004-07-07 2011-02-15 Cypress Semiconductor Corporation Impedance matching circuit
KR100640876B1 (ko) * 2004-11-17 2006-11-02 엘지전자 주식회사 이동 방송 수신기의 비디오 디코딩 시스템
US8036846B1 (en) 2005-10-20 2011-10-11 Cypress Semiconductor Corporation Variable impedance sense architecture and method

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4065809A (en) * 1976-05-27 1977-12-27 Tokyo Shibaura Electric Co., Ltd. Multi-processing system for controlling microcomputers and memories
GB2123189B (en) * 1982-06-05 1987-06-10 British Aerospace Communication between computers
US4580245A (en) * 1983-07-28 1986-04-01 Sperry Corporation Complementary metal oxide semiconductor dual port random access memory cell
US4627030A (en) * 1985-02-04 1986-12-02 At&T Bell Laboratories Dual port memory word size expansion technique
US4636991A (en) * 1985-08-16 1987-01-13 Motorola, Inc. Summation of address transition signals

Also Published As

Publication number Publication date
JPS62298087A (ja) 1987-12-25
EP0250081A2 (de) 1987-12-23
EP0250081A3 (en) 1990-11-07
EP0250081B1 (de) 1994-02-23
JP2612446B2 (ja) 1997-05-21
DE3789125T2 (de) 1994-08-18
ATE101934T1 (de) 1994-03-15
US4742493A (en) 1988-05-03

Similar Documents

Publication Publication Date Title
AU1424297A (en) Circuit and method for enabling a function in a multiple memory device module
KR930005030A (ko) 반도체 메모리
KR890008829A (ko) 반도체 기억장치
EP0064801A3 (de) Bankumschaltbare Speicheranordnung
JPS57105897A (en) Semiconductor storage device
EP0567104A3 (en) Circuit for detecting refresh address signals of a semiconductor memory device
TW325567B (en) A memory system with multiplexed input-output port and memory mapping capability and systems and methods using the same
DE3789125T2 (de) Mehrfachport-Speichernetzwerk.
EP0118878A3 (de) Halbleiterspeicheranordnung
KR870009384A (ko) 반도체 기억 장치
EP0234147A3 (de) RAM-Speicher mit zwei Linien und drei Porten für zellularen Feldprozessor
EP0256935A3 (de) Festwertspeicher mit Speicherzellen, wovon jede einen aus drei Zuständen speichert
KR910014937A (ko) 반도체 기억장치
KR970002661A (ko) 데이타 처리 시스템과 데이타 프로세서를 콘피그하는 방법
EP0326172A3 (de) Speicherschaltung mit einer Anordnung zum verbesserten seriellen Zugriff
EP0343344A3 (de) Halbleiterspeichergerät mit Anzeiger des Standes der Redundanzstruktur
KR920013473A (ko) 에러검출 및 보정 방법과 그 시스템
KR920010624A (ko) 반도체기억장치
EP0377455A3 (de) Prüfmodusumschaltsystem für LSI
KR100392317B1 (ko) 짧은 액세스 시간을 가진 메모리 모듈
EP0285125A3 (de) Halbleiterspeicher mit einer Parallel-Eingangs-/Ausgangsschaltung
KR890008823A (ko) 직렬 메모리 장치
CA2062562A1 (en) Switch coupled between input and output ports in communication system
KR910006852A (ko) 메모리 제어 시스템 및 방법
WO1990016025A3 (en) Data store connection

Legal Events

Date Code Title Description
8364 No opposition during term of opposition