DE3784961D1 - Verfahren zur herstellung einer verbindungsleitung. - Google Patents
Verfahren zur herstellung einer verbindungsleitung.Info
- Publication number
- DE3784961D1 DE3784961D1 DE8787104806T DE3784961T DE3784961D1 DE 3784961 D1 DE3784961 D1 DE 3784961D1 DE 8787104806 T DE8787104806 T DE 8787104806T DE 3784961 T DE3784961 T DE 3784961T DE 3784961 D1 DE3784961 D1 DE 3784961D1
- Authority
- DE
- Germany
- Prior art keywords
- producing
- connection line
- connection
- line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H10W20/01—
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0041—Etching of the substrate by chemical or physical means by plasma etching
-
- H10W70/05—
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09509—Blind vias, i.e. vias having one side closed
- H05K2201/09518—Deep blind vias, i.e. blind vias connecting the surface circuit to circuit layers deeper than the first buried circuit layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/096—Vertically aligned vias, holes or stacked vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09845—Stepped hole, via, edge, bump or conductor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/467—Adding a circuit layer by thin film methods
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Plasma & Fusion (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US85727586A | 1986-04-30 | 1986-04-30 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE3784961D1 true DE3784961D1 (de) | 1993-04-29 |
Family
ID=25325615
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE8787104806T Expired - Lifetime DE3784961D1 (de) | 1986-04-30 | 1987-04-01 | Verfahren zur herstellung einer verbindungsleitung. |
Country Status (3)
| Country | Link |
|---|---|
| EP (1) | EP0243707B1 (cg-RX-API-DMAC10.html) |
| JP (1) | JPS62261156A (cg-RX-API-DMAC10.html) |
| DE (1) | DE3784961D1 (cg-RX-API-DMAC10.html) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE4122362A1 (de) * | 1991-07-05 | 1993-01-14 | Siemens Ag | Anordnung und verfahren zum kontaktieren von leitenden schichten |
| WO1994017549A1 (en) * | 1993-01-19 | 1994-08-04 | Hughes Aircraft Company | Off-chip conductor structure and fabrication method for large integrated microcircuits |
| FR2784502B1 (fr) * | 1998-10-09 | 2002-08-30 | St Microelectronics Sa | Structures d'interconnexion de circuits integres |
| US9837314B2 (en) * | 2016-02-02 | 2017-12-05 | Tokyo Electron Limited | Self-alignment of metal and via using selective deposition |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59220952A (ja) * | 1983-05-31 | 1984-12-12 | Toshiba Corp | 半導体装置の製造方法 |
| DE3234907A1 (de) * | 1982-09-21 | 1984-03-22 | Siemens AG, 1000 Berlin und 8000 München | Verfahren zum herstellen einer monolithisch integrierten schaltung |
| JPS59126671A (ja) * | 1983-01-10 | 1984-07-21 | Mitsubishi Electric Corp | 半導体装置 |
| DE3407799A1 (de) * | 1984-03-02 | 1985-09-05 | Brown, Boveri & Cie Ag, 6800 Mannheim | Verfahren zur herstellung einer multilayer-hybridschaltung |
| US4640010A (en) * | 1985-04-29 | 1987-02-03 | Advanced Micro Devices, Inc. | Method of making a package utilizing a self-aligning photoexposure process |
-
1987
- 1987-03-30 JP JP62074598A patent/JPS62261156A/ja active Granted
- 1987-04-01 DE DE8787104806T patent/DE3784961D1/de not_active Expired - Lifetime
- 1987-04-01 EP EP87104806A patent/EP0243707B1/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0569308B2 (cg-RX-API-DMAC10.html) | 1993-09-30 |
| EP0243707B1 (en) | 1993-03-24 |
| EP0243707A2 (en) | 1987-11-04 |
| EP0243707A3 (en) | 1990-07-11 |
| JPS62261156A (ja) | 1987-11-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE3873146D1 (de) | Verfahren zur herstellung einer koernigen reinigungsmittelzusammensetzung. | |
| DE3873145D1 (de) | Verfahren zur herstellung einer koernigen reinigungsmittelzusammensetzung. | |
| DE3686350D1 (de) | Verfahren zur herstellung einer chirurgischen klammer. | |
| DE3677750D1 (de) | Verfahren zur herstellung einer nockenwelle. | |
| DE3866735D1 (de) | Verfahren zur herstellung einer thiazepin-verbindung. | |
| DE68902364D1 (de) | Verfahren zur herstellung einer oxiranverbindung. | |
| DE3686315D1 (de) | Verfahren zur herstellung einer halbleiterstruktur. | |
| DE69001425D1 (de) | Verfahren zur herstellung einer s-allylcystein enthaltenden zusammensetzung. | |
| AT399634B (de) | Verfahren zur herstellung einer süssware | |
| DE3775459D1 (de) | Verfahren zur herstellung einer diamantenschicht. | |
| ATE55920T1 (de) | Verfahren zur herstellung einer komposit-membran. | |
| DE3676124D1 (de) | Verfahren zur herstellung einer beschichteten mikrotomoklinge. | |
| DE3772855D1 (de) | Verfahren zur herstellung einer zusammengesetzten hochtemperaturdichtung. | |
| DE3582143D1 (de) | Verfahren zur herstellung einer halbleitervorrichtung. | |
| DE3779802D1 (de) | Verfahren zur herstellung einer halbleiteranordnung. | |
| DE58903702D1 (de) | Verfahren zur herstellung einer druckform. | |
| DE3484526D1 (de) | Verfahren zur herstellung einer halbleiteranordnung. | |
| DE3580350D1 (de) | Verfahren zur herstellung einer frukto-oligosaccharose. | |
| DE3672928D1 (de) | Verfahren zur herstellung einer nachgiebigen walze. | |
| DE3781724D1 (de) | Verfahren zur herstellung einer nickel-titan-legierung. | |
| DE3682744D1 (de) | Verfahren zur herstellung einer thermostabilen transglucosidase. | |
| DE3486144D1 (de) | Verfahren zur herstellung einer halbleiteranordnung. | |
| DE3868669D1 (de) | Verfahren zur herstellung einer polyglycidylamin-verbindung. | |
| DE69031222D1 (de) | Verfahren zur herstellung einer 3-substituierten thio-3-cephemverbindung | |
| DE3578263D1 (de) | Verfahren zur herstellung einer halbleiteranordnung. |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8332 | No legal effect for de |