DE3770162D1 - Verfahren zum herstellen eines schutzdeckels fuer ein steckerstift-gitter. - Google Patents

Verfahren zum herstellen eines schutzdeckels fuer ein steckerstift-gitter.

Info

Publication number
DE3770162D1
DE3770162D1 DE8787304893T DE3770162T DE3770162D1 DE 3770162 D1 DE3770162 D1 DE 3770162D1 DE 8787304893 T DE8787304893 T DE 8787304893T DE 3770162 T DE3770162 T DE 3770162T DE 3770162 D1 DE3770162 D1 DE 3770162D1
Authority
DE
Germany
Prior art keywords
pin
producing
protective cover
grid
pin grid
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8787304893T
Other languages
English (en)
Inventor
Kathuzi Komathu
Yoshihiro Shimada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Citizen Watch Co Ltd
Original Assignee
Citizen Watch Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Citizen Watch Co Ltd filed Critical Citizen Watch Co Ltd
Application granted granted Critical
Publication of DE3770162D1 publication Critical patent/DE3770162D1/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/15165—Monolayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
DE8787304893T 1987-04-10 1987-06-03 Verfahren zum herstellen eines schutzdeckels fuer ein steckerstift-gitter. Expired - Fee Related DE3770162D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62086792A JPS63253653A (ja) 1987-04-10 1987-04-10 樹脂封止型ピングリツドアレイ及びその製造方法

Publications (1)

Publication Number Publication Date
DE3770162D1 true DE3770162D1 (de) 1991-06-20

Family

ID=13896626

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8787304893T Expired - Fee Related DE3770162D1 (de) 1987-04-10 1987-06-03 Verfahren zum herstellen eines schutzdeckels fuer ein steckerstift-gitter.

Country Status (3)

Country Link
EP (1) EP0285718B1 (de)
JP (1) JPS63253653A (de)
DE (1) DE3770162D1 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR940005712B1 (ko) * 1991-11-14 1994-06-23 금성일랙트론 주식회사 잭 타입 아이씨 패키지(jack-type ic package)
JP4614584B2 (ja) * 2001-06-28 2011-01-19 三洋電機株式会社 混成集積回路装置およびその製造方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1421855A (en) * 1973-01-23 1976-01-21 Toko Inc Method and apparatus for packaging electronic components with thermosetting material
JPS58500463A (ja) * 1981-03-23 1983-03-24 モトロ−ラ・インコ−ポレ−テッド めっきのしてないパッケ−ジを含む半導体デバイス
EP0106475A1 (de) * 1982-10-04 1984-04-25 Texas Instruments Incorporated Gerät und Verfahren zum Einkapseln von Halbleiterelementen
US4688152A (en) * 1986-08-11 1987-08-18 National Semiconductor Corporation Molded pin grid array package GPT

Also Published As

Publication number Publication date
EP0285718A3 (en) 1989-02-01
EP0285718B1 (de) 1991-05-15
JPS63253653A (ja) 1988-10-20
EP0285718A2 (de) 1988-10-12

Similar Documents

Publication Publication Date Title
DE3768912D1 (de) Verfahren zum herstellen eines verbundwerkstoffgegenstandes.
DE3484481D1 (de) Verfahren zum herstellen eines handschuhs.
DE69133549D1 (de) Verfahren zum Herstellen eines Metallkontaktes
DE3685970D1 (de) Verfahren zum herstellen eines halbleiterbauelements.
AT382684B (de) Verfahren zum herstellen eines nachspannbaren verpressankers
DE3785720D1 (de) Verfahren zum herstellen eines filmtraegers.
DE3771313D1 (de) Verfahren zum zusammenbau eines feuerbestaendigen behaelters.
DE3679758D1 (de) Verfahren zum herstellen eines supraleitenden hohlraumes.
DE3863153D1 (de) Verfahren zum betreiben eines durchlaufdampferzeugers.
DE3667361D1 (de) Verfahren zum herstellen eines metallischen verbindungsmusters fuer hochintegrierte schaltungsbauelemente.
DE3580192D1 (de) Verfahren zum herstellen eines kontaktes fuer eine halbleiteranordnung.
AT386899B (de) Verfahren zum pruefen eines luftreifens
DE3751154D1 (de) Verfahren zur Vorbereitung eines Simulationsprogrammes.
DE3863326D1 (de) Verfahren zum anfahren eines vergasers.
DE3579770D1 (de) Verfahren zum herstellen eines eines verstaerkungsbauteils.
DE3865915D1 (de) Verfahren zum nachahmen eines gefaerbten gewebes.
DE3675038D1 (de) Verfahren zum herstellen eines einzelchip-mikrocomputers.
ATA104688A (de) Verfahren zum biegen eines werkstueckes
DE3877601D1 (de) Verfahren zum herstellen eines supraleitenden drahtes.
AT386731B (de) Verfahren zum herstellen eines schuhes
DE58904435D1 (de) Verfahren zum verformen eines metallstueckes.
DE3688627D1 (de) Verfahren zum herstellen eines musters in einer metallschicht.
DE3881247D1 (de) Verfahren zum herstellen eines sinterkoerpers.
DD136104A5 (de) Verfahren zum herstellen eines behaelters
AT355101B (de) Verfahren zum herstellen eines leuchtschirmes

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee