DE3750096D1 - Bitsynchronisierungsschaltung. - Google Patents

Bitsynchronisierungsschaltung.

Info

Publication number
DE3750096D1
DE3750096D1 DE3750096T DE3750096T DE3750096D1 DE 3750096 D1 DE3750096 D1 DE 3750096D1 DE 3750096 T DE3750096 T DE 3750096T DE 3750096 T DE3750096 T DE 3750096T DE 3750096 D1 DE3750096 D1 DE 3750096D1
Authority
DE
Germany
Prior art keywords
synchronization circuit
bit synchronization
bit
circuit
synchronization
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE3750096T
Other languages
English (en)
Other versions
DE3750096T2 (de
Inventor
Takashi C O Nec Corporat Oyagi
Shigeo C O Nec Corpo Yoshizawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Application granted granted Critical
Publication of DE3750096D1 publication Critical patent/DE3750096D1/de
Publication of DE3750096T2 publication Critical patent/DE3750096T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
DE3750096T 1986-03-31 1987-03-31 Bitsynchronisierungsschaltung. Expired - Fee Related DE3750096T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7402286 1986-03-31

Publications (2)

Publication Number Publication Date
DE3750096D1 true DE3750096D1 (de) 1994-07-28
DE3750096T2 DE3750096T2 (de) 1995-01-12

Family

ID=13535076

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3750096T Expired - Fee Related DE3750096T2 (de) 1986-03-31 1987-03-31 Bitsynchronisierungsschaltung.

Country Status (8)

Country Link
US (1) US4829544A (de)
EP (1) EP0240299B1 (de)
JP (1) JPH084262B2 (de)
KR (1) KR910000624B1 (de)
AU (1) AU592276B2 (de)
CA (1) CA1278832C (de)
DE (1) DE3750096T2 (de)
HK (1) HK130494A (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4821295A (en) * 1987-11-30 1989-04-11 Tandem Computers Incorporated Two-stage synchronizer
US5682256A (en) * 1988-11-11 1997-10-28 British Telecommunications Public Limited Company Communications system
JP3340558B2 (ja) * 1994-06-14 2002-11-05 松下電器産業株式会社 信号検出装置およびそれを用いたクロック再生装置
JP3173457B2 (ja) * 1998-03-23 2001-06-04 日本電気株式会社 データ通信装置
US7459948B2 (en) * 2005-06-30 2008-12-02 Silicon Laboratories Inc. Phase adjustment for a divider circuit
JP2012049863A (ja) * 2010-08-27 2012-03-08 Renesas Electronics Corp 半導体装置

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3544717A (en) * 1967-10-18 1970-12-01 Bell Telephone Labor Inc Timing recovery circuit
JPS5941338B2 (ja) * 1976-05-10 1984-10-06 日本電気株式会社 クロツクパルス再生回路
US4206414A (en) * 1976-09-01 1980-06-03 Racal Group Services Limited Electrical synchronizing circuits
US4229824A (en) * 1978-07-21 1980-10-21 Cubic Corporation Method and apparatus for synchronizing electrical signals
US4216544A (en) * 1978-09-19 1980-08-05 Northern Telecom Limited Digital clock recovery circuit
FR2458181A1 (fr) * 1979-06-01 1980-12-26 Thomson Csf Dispositif de synchronisation d'un signal d'horloge et systemes de transmission de donnees synchrones comportant un tel dispositif
US4400817A (en) * 1980-12-30 1983-08-23 Motorola, Inc. Method and means of clock recovery in a received stream of digital data
JPS6072345A (ja) * 1983-09-28 1985-04-24 Hitachi Ltd デイジタル信号位相同期回路
GB8328951D0 (en) * 1983-10-29 1983-11-30 Plessey Co Plc Frequency and phase synchronising arrangements
US4667333A (en) * 1983-12-22 1987-05-19 Motorola, Inc. Automatic clock recovery circuit

Also Published As

Publication number Publication date
KR870009556A (ko) 1987-10-27
JPH084262B2 (ja) 1996-01-17
CA1278832C (en) 1991-01-08
JPS6345934A (ja) 1988-02-26
EP0240299A3 (en) 1989-11-23
EP0240299B1 (de) 1994-06-22
KR910000624B1 (ko) 1991-01-28
DE3750096T2 (de) 1995-01-12
AU592276B2 (en) 1990-01-04
HK130494A (en) 1994-12-02
US4829544A (en) 1989-05-09
AU7080087A (en) 1987-10-08
EP0240299A2 (de) 1987-10-07

Similar Documents

Publication Publication Date Title
DE3584985D1 (de) Phasensynchronisierungsschaltung.
DE3770461D1 (de) Elektronisches neigungsmessgeraet.
DE3850629D1 (de) Adaptierbarer Schaltkreis.
DE3769564D1 (de) Logische schaltung.
DE3766324D1 (de) Leiterplatte.
DE3779784T2 (de) Logische schaltung.
FI872612A0 (fi) Nytt antihypertensivt aemne.
FI873581A (fi) Fast stoedanordning.
ATE74920T1 (de) Substituierte indolochinoxaline.
DE3774407D1 (de) Synchronisationsschaltung.
DE3785833D1 (de) Logikschaltung.
DE3764006D1 (de) Substituierte aminoxypropanoate.
DE3750096D1 (de) Bitsynchronisierungsschaltung.
DE3766279D1 (de) Substituierte aminoxypropionamide.
DE3585001D1 (de) Multiphasen-synchronisierungsschaltung.
DE3787037T2 (de) Halteschaltung.
NO871037D0 (no) Borkrone.
DE3772894D1 (de) Kaeltekreislauf.
DE3887266D1 (de) Horizontal-Synchronschaltung.
DE3585640D1 (de) Pll-schaltung.
DE3776933D1 (de) Arithmetisch-logische schaltung.
DE3766275D1 (de) Substituierte pyrimidoindole.
DE3777540D1 (de) Gebissbasis.
DE3885707D1 (de) Taktwiederherstellungsschaltung.
DE3771818D1 (de) Oszillatorschaltung.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee