DE3672171D1 - Verfahren zur herstellung von elektronischen modulen fuer karten mit mikroschaltungen und derartig hergestellte module. - Google Patents
Verfahren zur herstellung von elektronischen modulen fuer karten mit mikroschaltungen und derartig hergestellte module.Info
- Publication number
- DE3672171D1 DE3672171D1 DE8686104178T DE3672171T DE3672171D1 DE 3672171 D1 DE3672171 D1 DE 3672171D1 DE 8686104178 T DE8686104178 T DE 8686104178T DE 3672171 T DE3672171 T DE 3672171T DE 3672171 D1 DE3672171 D1 DE 3672171D1
- Authority
- DE
- Germany
- Prior art keywords
- modules
- pellet
- hollow
- tongues
- grid
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
- G06K19/07745—Mounting details of integrated circuit chips
- G06K19/07747—Mounting details of integrated circuit chips at least one of the integrated circuit chips being mounted as a module
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
- G06K19/07743—External electrical contacts
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
- G06K19/07745—Mounting details of integrated circuit chips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49855—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers for flat-cards, e.g. credit cards
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
- H01L2224/48228—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0102—Calcium [Ca]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S425/00—Plastic article or earthenware shaping or treating: apparatus
- Y10S425/013—Electric heat
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49121—Beam lead frame or beam lead device
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49133—Assembling to base an electrical component, e.g., capacitor, etc. with component orienting
- Y10T29/49135—Assembling to base an electrical component, e.g., capacitor, etc. with component orienting and shaping, e.g., cutting or bending, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49146—Assembling to base an electrical component, e.g., capacitor, etc. with encapsulating, e.g., potting, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49169—Assembling electrical component directly to terminal or elongated conductor
- Y10T29/49171—Assembling electrical component directly to terminal or elongated conductor with encapsulating
- Y10T29/49172—Assembling electrical component directly to terminal or elongated conductor with encapsulating by molding of insulating material
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Credit Cards Or The Like (AREA)
- Wire Bonding (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR8505109A FR2579798B1 (fr) | 1985-04-02 | 1985-04-02 | Procede de fabrication de modules electroniques pour cartes a microcircuits et modules obtenus selon ce procede |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3672171D1 true DE3672171D1 (de) | 1990-07-26 |
Family
ID=9317932
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE8686104178T Expired - Lifetime DE3672171D1 (de) | 1985-04-02 | 1986-03-26 | Verfahren zur herstellung von elektronischen modulen fuer karten mit mikroschaltungen und derartig hergestellte module. |
Country Status (7)
Country | Link |
---|---|
US (1) | US4674175A (de) |
EP (1) | EP0197438B2 (de) |
JP (1) | JPS61232629A (de) |
AT (1) | ATE54030T1 (de) |
DE (1) | DE3672171D1 (de) |
FR (1) | FR2579798B1 (de) |
HK (1) | HK93993A (de) |
Families Citing this family (66)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3602960C1 (de) * | 1986-01-31 | 1987-02-19 | Philips Patentverwaltung | Dickschicht-Schaltungsanordnung mit einer keramischen Substratplatte |
US4996411A (en) * | 1986-07-24 | 1991-02-26 | Schlumberger Industries | Method of manufacturing a card having electronic memory and a card obtained by performing said method |
DK436986A (da) * | 1986-09-12 | 1988-04-27 | Modulex As | Koblingsplade med et antal elektriske koblingspunkter, fremgangsmaadetil fremstilling af en saadan plade samt anvendelse af koblingspladen til en planlaegningstavle |
DE3639630A1 (de) * | 1986-11-20 | 1988-06-01 | Gao Ges Automation Org | Datentraeger mit integriertem schaltkreis und verfahren zur herstellung desselben |
US4835120A (en) * | 1987-01-12 | 1989-05-30 | Debendra Mallik | Method of making a multilayer molded plastic IC package |
JP2904785B2 (ja) * | 1987-01-26 | 1999-06-14 | 大日本印刷株式会社 | カード内蔵用icモジユール |
FR2620586A1 (fr) * | 1987-09-14 | 1989-03-17 | Em Microelectronic Marin Sa | Procede de fabrication de modules electroniques, notamment pour cartes a microcircuits |
JPH0815829B2 (ja) * | 1987-11-27 | 1996-02-21 | 松下電器産業株式会社 | Icカード用モジュールの製造方法 |
FR2624652B1 (fr) * | 1987-12-14 | 1990-08-31 | Sgs Thomson Microelectronics | Procede de mise en place sur un support, d'un composant electronique, muni de ses contacts |
FR2632100B1 (fr) * | 1988-05-25 | 1992-02-21 | Schlumberger Ind Sa | Procede de realisation d'une carte a memoire electronique et cartes a memoire electronique obtenue par la mise en oeuvre dudit procede |
EP0424530B1 (de) * | 1988-07-08 | 1996-10-02 | Oki Electric Industry Company, Limited | Kunstharzversiegeltes halbleiterbauelement |
FR2636453B1 (fr) * | 1988-09-14 | 1992-01-17 | Sgs Thomson Microelectronics | Procede d'encapsulation de circuits-integres notamment pour cartes a puces |
FR2639763B1 (fr) * | 1988-11-29 | 1992-12-24 | Schlumberger Ind Sa | Procede de realisation d'un module electronique et module electronique tel qu'obtenu par ce procede |
USRE35385E (en) * | 1988-12-12 | 1996-12-03 | Sgs-Thomson Microelectronics, Sa. | Method for fixing an electronic component and its contacts to a support |
USRE35578E (en) * | 1988-12-12 | 1997-08-12 | Sgs-Thomson Microelectronics, Inc. | Method to install an electronic component and its electrical connections on a support, and product obtained thereby |
FR2644630B1 (fr) * | 1989-03-20 | 1994-05-27 | Sgs Thomson Microelectronics | Procede d'encartage de micromodules et son application a la realisation de cartes a puces |
FR2645680B1 (fr) * | 1989-04-07 | 1994-04-29 | Thomson Microelectronics Sa Sg | Encapsulation de modules electroniques et procede de fabrication |
US6016255A (en) * | 1990-11-19 | 2000-01-18 | Dallas Semiconductor Corp. | Portable data carrier mounting system |
FR2659157B2 (fr) * | 1989-05-26 | 1994-09-30 | Lemaire Gerard | Procede de fabrication d'une carte dite carte a puce, et carte obtenue par ce procede. |
FR2647571B1 (fr) * | 1989-05-26 | 1994-07-22 | Lemaire Gerard | Procede de fabrication d'une carte dite carte a puce, et carte obtenue par ce procede |
DE3924439A1 (de) * | 1989-07-24 | 1991-04-18 | Edgar Schneider | Traegerelement mit wenigstens einem integrierten schaltkreis, insbesondere zum einbau in chip-karten, sowie verfahren zur herstellung dieser traegerelemente |
JPH0521655A (ja) * | 1990-11-28 | 1993-01-29 | Mitsubishi Electric Corp | 半導体装置および半導体装置用パツケージ |
DE4143494C2 (de) * | 1990-11-28 | 1998-05-14 | Mitsubishi Electric Corp | Halbleitereinrichtung insb. für eine Chipkarte mit Abschirmung gegenüber Lichteinwirkung und damit verbundene Fehlfunktionen |
DE9100665U1 (de) * | 1991-01-21 | 1992-07-16 | TELBUS Gesellschaft für elektronische Kommunikations-Systeme mbH, 85391 Allershausen | Trägerelement für integrierte Halbleiter-Schaltkreise, insbesondere zum Einbau in Chip-Karten |
FR2673042A1 (fr) * | 1991-02-18 | 1992-08-21 | Em Microelectronic Marin Sa | Module electronique resistant aux deformations mecaniques pour carte a microcircuits. |
US5155065A (en) * | 1992-03-16 | 1992-10-13 | Motorola, Inc. | Universal pad pitch layout |
DE4224103A1 (de) * | 1992-07-22 | 1994-01-27 | Manfred Dr Ing Michalk | Miniaturgehäuse mit elektronischen Bauelementen |
DE4232625A1 (de) * | 1992-09-29 | 1994-03-31 | Siemens Ag | Verfahren zur Montage von integrierten Halbleiterschaltkreisen |
CH686325A5 (de) * | 1992-11-27 | 1996-02-29 | Esec Sempac Sa | Elektronikmodul und Chip-Karte. |
DE4326816A1 (de) * | 1993-08-10 | 1995-02-16 | Giesecke & Devrient Gmbh | Elektronisches Modul für Karten und Herstellung eines solchen Moduls |
DE4401588C2 (de) * | 1994-01-20 | 2003-02-20 | Gemplus Gmbh | Verfahren zum Verkappen eines Chipkarten-Moduls und Chipkarten-Modul |
DE4421607A1 (de) * | 1994-06-21 | 1996-01-04 | Giesecke & Devrient Gmbh | Verfahren zur Herstellung von Datenträgern |
US5528222A (en) * | 1994-09-09 | 1996-06-18 | International Business Machines Corporation | Radio frequency circuit and memory in thin flexible package |
US5682143A (en) * | 1994-09-09 | 1997-10-28 | International Business Machines Corporation | Radio frequency identification tag |
US5671525A (en) * | 1995-02-13 | 1997-09-30 | Gemplus Card International | Method of manufacturing a hybrid chip card |
DE19515187C2 (de) * | 1995-04-25 | 2003-07-10 | Infineon Technologies Ag | Chip-Abdeckung |
DE19515189C2 (de) * | 1995-04-25 | 2003-07-10 | Infineon Technologies Ag | Chip-Abdeckung |
FR2733848B1 (fr) * | 1995-05-05 | 1997-05-30 | Schlumberger Ind Sa | Procede d'enrobage d'un composant electronique et dispositif de mise en oeuvre dudit procede |
FR2736740A1 (fr) * | 1995-07-11 | 1997-01-17 | Trt Telecom Radio Electr | Procede de production et d'assemblage de carte a circuit integre et carte ainsi obtenue |
FR2738077B1 (fr) * | 1995-08-23 | 1997-09-19 | Schlumberger Ind Sa | Micro-boitier electronique pour carte a memoire electronique et procede de realisation |
DE19543427C2 (de) * | 1995-11-21 | 2003-01-30 | Infineon Technologies Ag | Chipmodul, insbesondere zum Einbau in eine Chipkarte |
GB9606453D0 (en) * | 1996-03-27 | 1996-06-05 | Clariant Finance Bvi Ltd | Improvements in or relating to organic compounds |
DE19639025C2 (de) * | 1996-09-23 | 1999-10-28 | Siemens Ag | Chipmodul und Verfahren zur Herstellung eines Chipmoduls |
EP0845755B1 (de) * | 1996-12-02 | 2004-03-10 | Swisscom Mobile AG | IC-Karte und Program für IC-Karten |
FR2778769B1 (fr) * | 1998-05-15 | 2001-11-02 | Gemplus Sca | Carte a circuit integre comportant un bornier d'interface et procede de fabrication d'une telle carte |
DE19844966A1 (de) * | 1998-09-30 | 2000-01-13 | Siemens Ag | Halbleiterbauteil sowie dieses umfassender Chipkartenmodul |
FR2791812B1 (fr) * | 1999-04-02 | 2002-01-25 | Gemplus Card Int | Procede de fabrication de dispositifs electroniques portables a circuit integre protege par un film pulverise |
TW449796B (en) * | 2000-08-02 | 2001-08-11 | Chiou Wen Wen | Manufacturing method for integrated circuit module |
US6624005B1 (en) * | 2000-09-06 | 2003-09-23 | Amkor Technology, Inc. | Semiconductor memory cards and method of making same |
US7015072B2 (en) | 2001-07-11 | 2006-03-21 | Asat Limited | Method of manufacturing an enhanced thermal dissipation integrated circuit package |
US6734552B2 (en) | 2001-07-11 | 2004-05-11 | Asat Limited | Enhanced thermal dissipation integrated circuit package |
US6790710B2 (en) * | 2002-01-31 | 2004-09-14 | Asat Limited | Method of manufacturing an integrated circuit package |
US20030178719A1 (en) * | 2002-03-22 | 2003-09-25 | Combs Edward G. | Enhanced thermal dissipation integrated circuit package and method of manufacturing enhanced thermal dissipation integrated circuit package |
US6940154B2 (en) * | 2002-06-24 | 2005-09-06 | Asat Limited | Integrated circuit package and method of manufacturing the integrated circuit package |
JP4166065B2 (ja) * | 2002-09-27 | 2008-10-15 | 三洋電機株式会社 | 回路装置の製造方法 |
JP4645071B2 (ja) * | 2003-06-20 | 2011-03-09 | 日亜化学工業株式会社 | パッケージ成型体およびそれを用いた半導体装置 |
JP2005093616A (ja) * | 2003-09-16 | 2005-04-07 | Renesas Technology Corp | 半導体装置およびその製造方法 |
US20080179404A1 (en) * | 2006-09-26 | 2008-07-31 | Advanced Microelectronic And Automation Technology Ltd. | Methods and apparatuses to produce inlays with transponders |
EP1928024A1 (de) * | 2006-12-01 | 2008-06-04 | Axalto SA | Trägerfolie für Chipmodulen, die zur automatischen Prüfung der Verkabelung geeignet ist und Verfahren zur Herstellung von Modulen |
JP2008251793A (ja) * | 2007-03-30 | 2008-10-16 | Diamond Electric Mfg Co Ltd | インサート成形物 |
GB0817865D0 (en) * | 2008-10-01 | 2008-11-05 | Optaglio Sro | Embedded element and related method |
FR2957443B1 (fr) * | 2010-03-12 | 2016-01-01 | Oberthur Technologies | Carte a microcircuit(s) avec contremesure pour attaques en faute par rayonnement lumineux |
US8649820B2 (en) | 2011-11-07 | 2014-02-11 | Blackberry Limited | Universal integrated circuit card apparatus and related methods |
USD703208S1 (en) | 2012-04-13 | 2014-04-22 | Blackberry Limited | UICC apparatus |
US8936199B2 (en) | 2012-04-13 | 2015-01-20 | Blackberry Limited | UICC apparatus and related methods |
USD701864S1 (en) | 2012-04-23 | 2014-04-01 | Blackberry Limited | UICC apparatus |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3029667A1 (de) * | 1980-08-05 | 1982-03-11 | GAO Gesellschaft für Automation und Organisation mbH, 8000 München | Traegerelement fuer einen ic-baustein |
DE3123198C2 (de) * | 1980-12-08 | 1993-10-07 | Gao Ges Automation Org | Trägerelemente für einen IC-Baustein |
NL191959B (nl) * | 1981-03-24 | 1996-07-01 | Gao Ges Automation Org | Identificatiekaart met IC-bouwsteen en dragerelement voor een IC-bouwsteen. |
US4501960A (en) * | 1981-06-22 | 1985-02-26 | Motorola, Inc. | Micropackage for identification card |
DE3130189A1 (de) * | 1981-07-30 | 1983-02-17 | Siemens AG, 1000 Berlin und 8000 München | Verfahren zur herstellung einer tragbaren karte zur informationsverarbeitung |
DE3466108D1 (en) * | 1983-06-09 | 1987-10-15 | Flonic Sa | Method of producing memory cards, and cards obtained thereby |
FR2548857B1 (fr) * | 1983-07-04 | 1987-11-27 | Cortaillod Cables Sa | Procede de fabrication en continu d'une carte imprimee |
-
1985
- 1985-04-02 FR FR8505109A patent/FR2579798B1/fr not_active Expired - Lifetime
-
1986
- 1986-03-26 EP EP86104178A patent/EP0197438B2/de not_active Expired - Lifetime
- 1986-03-26 DE DE8686104178T patent/DE3672171D1/de not_active Expired - Lifetime
- 1986-03-26 AT AT86104178T patent/ATE54030T1/de not_active IP Right Cessation
- 1986-04-01 US US06/846,936 patent/US4674175A/en not_active Expired - Lifetime
- 1986-04-02 JP JP61074404A patent/JPS61232629A/ja active Granted
-
1993
- 1993-09-09 HK HK939/93A patent/HK93993A/xx not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
EP0197438B2 (de) | 1995-08-23 |
HK93993A (en) | 1993-09-17 |
US4674175A (en) | 1987-06-23 |
EP0197438A1 (de) | 1986-10-15 |
JPH0260227B2 (de) | 1990-12-14 |
JPS61232629A (ja) | 1986-10-16 |
FR2579798B1 (fr) | 1990-09-28 |
EP0197438B1 (de) | 1990-06-20 |
ATE54030T1 (de) | 1990-07-15 |
FR2579798A1 (fr) | 1986-10-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3672171D1 (de) | Verfahren zur herstellung von elektronischen modulen fuer karten mit mikroschaltungen und derartig hergestellte module. | |
ATE48484T1 (de) | Verfahren zur herstellung von karten mit elektronischem speicher und derartig hergestellte karten. | |
ATE118632T1 (de) | Elektronisches modul mit einer integrierten schaltung für ein kleines tragbares objekt, z.b. eine karte oder ein schlüssel und herstellungsverfahren für solche module. | |
ATE154164T1 (de) | Verfahren zur herstellung eines elektronischen moduls und elektronisches modul, hergestellt nach diesem verfahren | |
GB2142568B (en) | Assembly of electronic components | |
DE3586297D1 (de) | Datentraeger mit ic-baustein und verfahren zur herstellung eines derartigen datentraegers. | |
GB2227209B (en) | Portable electronic token | |
KR840005607A (ko) | 리드프레임장치 및 방법 | |
ATE80513T1 (de) | Verfahren zum montieren veredelter kontaktflaechen auf einem substrat sowie mit diesen kontaktflaechen versehenes substrat. | |
DE59409155D1 (de) | Verfahren zur Herstellung von Ausweiskarten mit elektrischen Modulen | |
DE69917351T2 (de) | Verfahren zur ultrasonischen Befestigung eines elektronisches Moduls in einer Ausnehmung eines tragbaren Gegenstandskörpers, insbesondere Kartenkörpers | |
JPS5518034A (en) | Method of fabricating hybrid integrated circuit | |
JPS57188852A (en) | Method of sealing ic | |
JPS5438336A (en) | Bonding method | |
CH641626B (de) | Verfahren zur herstellung von elektronischen uhrmodulen. | |
ATE237849T1 (de) | Verfahren zur herstellung kontaktloser chipkarten sowie zur herstellung von elektrischen einheiten, bestehend aus chips mit kontaktelementen | |
JPS57154863A (en) | Manufacture of resin sealing type electronic parts | |
FR2575335B1 (fr) | Element capacitif integre sur une pastille de circuit integre, et procede de realisation de cet element capacitif | |
JPS6445136A (en) | Method of mounting semiconductor element | |
JPS57134955A (en) | Electronic circuit module with micro-pin | |
JPS562656A (en) | Manufacture of leadless ic package | |
DE3574526D1 (de) | Verfahren zur herstellung von elektronischen mikroschaltungen mit hoeckerfoermigen kontakten. | |
DK163465C (da) | Kontaktering af en paa et substrat optaget mikroboelgekobling | |
JPS6410651A (en) | Packaging method for hybrid integrated circuit | |
JPS644397A (en) | Ic card |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8363 | Opposition against the patent | ||
8366 | Restricted maintained after opposition proceedings | ||
8339 | Ceased/non-payment of the annual fee |