DE3468782D1 - Dielectric isolated circuit and method of making - Google Patents
Dielectric isolated circuit and method of makingInfo
- Publication number
- DE3468782D1 DE3468782D1 DE8484109400T DE3468782T DE3468782D1 DE 3468782 D1 DE3468782 D1 DE 3468782D1 DE 8484109400 T DE8484109400 T DE 8484109400T DE 3468782 T DE3468782 T DE 3468782T DE 3468782 D1 DE3468782 D1 DE 3468782D1
- Authority
- DE
- Germany
- Prior art keywords
- making
- isolated circuit
- dielectric isolated
- dielectric
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/01—Manufacture or treatment
- H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
- H10W10/012—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS]
- H10W10/0121—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] in regions recessed from the surface, e.g. in trenches or grooves
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/27—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using selective deposition, e.g. simultaneous growth of monocrystalline and non-monocrystalline semiconductor materials
- H10P14/271—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using selective deposition, e.g. simultaneous growth of monocrystalline and non-monocrystalline semiconductor materials characterised by the preparation of substrate for selective deposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
- H10P14/2901—Materials
- H10P14/2902—Materials being Group IVA materials
- H10P14/2905—Silicon, silicon germanium or germanium
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/34—Deposited materials, e.g. layers
- H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
- H10P14/3404—Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
- H10P14/3411—Silicon, silicon germanium or germanium
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/10—Isolation regions comprising dielectric materials
- H10W10/13—Isolation regions comprising dielectric materials formed using local oxidation of silicon [LOCOS], e.g. sealed interface localised oxidation [SILO] or side-wall mask isolation [SWAMI]
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US54162683A | 1983-10-13 | 1983-10-13 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE3468782D1 true DE3468782D1 (en) | 1988-02-18 |
Family
ID=24160384
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE8484109400T Expired DE3468782D1 (en) | 1983-10-13 | 1984-08-08 | Dielectric isolated circuit and method of making |
Country Status (3)
| Country | Link |
|---|---|
| EP (1) | EP0137195B1 (enExample) |
| JP (1) | JPS6088468A (enExample) |
| DE (1) | DE3468782D1 (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0641022B1 (en) * | 1993-08-31 | 2006-05-17 | STMicroelectronics, Inc. | Isolation structure and method for making same |
| CN110061066B (zh) * | 2019-04-30 | 2024-02-09 | 苏州固锝电子股份有限公司 | 一种浅沟槽的电极同侧二极管芯片的制造工艺 |
| CN118398485B (zh) * | 2024-06-27 | 2024-09-13 | 合肥晶合集成电路股份有限公司 | 半导体器件的制备方法 |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3372063A (en) * | 1964-12-22 | 1968-03-05 | Hitachi Ltd | Method for manufacturing at least one electrically isolated region of a semiconductive material |
| CA1001771A (en) * | 1973-01-15 | 1976-12-14 | Fairchild Camera And Instrument Corporation | Method of mos transistor manufacture and resulting structure |
| US4141765A (en) * | 1975-02-17 | 1979-02-27 | Siemens Aktiengesellschaft | Process for the production of extremely flat silicon troughs by selective etching with subsequent rate controlled epitaxial refill |
| US3972754A (en) * | 1975-05-30 | 1976-08-03 | Ibm Corporation | Method for forming dielectric isolation in integrated circuits |
| US4394196A (en) * | 1980-07-16 | 1983-07-19 | Tokyo Shibaura Denki Kabushiki Kaisha | Method of etching, refilling and etching dielectric grooves for isolating micron size device regions |
| JPS58154256A (ja) * | 1982-03-10 | 1983-09-13 | Hitachi Ltd | 半導体装置 |
| JPS58220444A (ja) * | 1982-06-16 | 1983-12-22 | Toshiba Corp | 半導体装置の製造方法 |
| KR880000975B1 (ko) * | 1982-08-24 | 1988-06-07 | 니혼덴싱뎅와 가부시끼가이샤 | 반도체 장치의 기판구조 및 그 제조방법 |
-
1984
- 1984-07-18 JP JP59147702A patent/JPS6088468A/ja active Granted
- 1984-08-08 DE DE8484109400T patent/DE3468782D1/de not_active Expired
- 1984-08-08 EP EP84109400A patent/EP0137195B1/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| EP0137195B1 (en) | 1988-01-13 |
| JPH0373139B2 (enExample) | 1991-11-20 |
| EP0137195A1 (en) | 1985-04-17 |
| JPS6088468A (ja) | 1985-05-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0159443A3 (en) | Method of forming conductor path | |
| EP0166140A3 (en) | Integrated circuit isolation structure and method of making | |
| EP0221394A3 (en) | Integrated circuit structure and method of making | |
| JPS5775401A (en) | Electric circuit element and method of producing same | |
| DE3465834D1 (en) | Method of making super-conductors | |
| DE3468583D1 (en) | Gravity switch and method of making same | |
| GB2148879B (en) | Insulation board and process of making the same | |
| GB2143167B (en) | Press and method of making same | |
| GB2123616B (en) | Circuit boards and method of manufacture thereof | |
| GB2144617B (en) | Cavity-filled cereal pieces and method of making same | |
| DE3477485D1 (en) | Insulating article and method of making same | |
| JPS57132393A (en) | Method of producing electric circuit board | |
| DE3468782D1 (en) | Dielectric isolated circuit and method of making | |
| DE3477633D1 (en) | Method of and apparatus for forming thick-film circuit | |
| DE3460592D1 (en) | Method of producing electrical conductor | |
| JPS572591A (en) | Electrically insulating board and method of manufacturing same | |
| JPS57166095A (en) | Circuit board and method of producing same | |
| JPS56142698A (en) | Method of forming conductive circuit | |
| JPS57128098A (en) | Method of forming conductor circuit | |
| JPS56138983A (en) | Electric circuit unit and method of producing same | |
| JPS5758374A (en) | Conductive element and method of producing same | |
| GB2202378B (en) | Method of breaking or making an electrical circuit | |
| JPS5740990A (en) | Electric circuit board and method of producing same | |
| JPS57180198A (en) | Multilayer circuit and method of producing same | |
| JPS5761278A (en) | Slide conductor and method of manufacturing same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8364 | No opposition during term of opposition | ||
| 8339 | Ceased/non-payment of the annual fee |