DE3333862C2 - - Google Patents
Info
- Publication number
- DE3333862C2 DE3333862C2 DE3333862A DE3333862A DE3333862C2 DE 3333862 C2 DE3333862 C2 DE 3333862C2 DE 3333862 A DE3333862 A DE 3333862A DE 3333862 A DE3333862 A DE 3333862A DE 3333862 C2 DE3333862 C2 DE 3333862C2
- Authority
- DE
- Germany
- Prior art keywords
- memory
- storage unit
- data storage
- control
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000013500 data storage Methods 0.000 claims description 23
- 230000006870 function Effects 0.000 claims description 2
- 230000010354 integration Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000001514 detection method Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4076—Timing circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Memory System (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB8229063 | 1982-10-12 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE3333862A1 DE3333862A1 (de) | 1984-04-12 |
| DE3333862C2 true DE3333862C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1991-10-31 |
Family
ID=10533536
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE19833333862 Granted DE3333862A1 (de) | 1982-10-12 | 1983-09-20 | Datenspeichereinheit |
Country Status (5)
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE10323237A1 (de) * | 2003-05-22 | 2004-12-16 | Infineon Technologies Ag | Verfahren und Vorrichtung zur Optimierung der Funktionsweise von DRAM-Speicherelementen |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB8401807D0 (en) * | 1984-01-24 | 1984-02-29 | Int Computers Ltd | Pipelined data processing apparatus |
| US5276856A (en) * | 1989-09-28 | 1994-01-04 | Pixel Semiconductor, Inc. | Memory controller flexible timing control system and method |
| US5418924A (en) * | 1992-08-31 | 1995-05-23 | Hewlett-Packard Company | Memory controller with programmable timing |
| DE10115816B4 (de) * | 2001-03-30 | 2008-02-28 | Infineon Technologies Ag | Integrierter dynamischer Speicher und Verfahren zum Betrieb eines integrierten dynamischen Speichers |
| DE10223178B4 (de) * | 2002-05-24 | 2004-11-04 | Infineon Technologies Ag | Schaltungsanordnung mit einer Ablaufsteuerung, integrierter Speicher sowie Testanordnung mit einer derartigen Schaltungsanordnung |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3443070A (en) * | 1965-10-22 | 1969-05-06 | Gen Electric | Synchronized timing system for data processing |
| US3866022A (en) * | 1972-12-26 | 1975-02-11 | Nasa | System for generating timing and control signals |
| JPS50102236A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1974-01-07 | 1975-08-13 | ||
| US4063308A (en) * | 1975-06-27 | 1977-12-13 | International Business Machines Corporation | Automatic clock tuning and measuring system for LSI computers |
| US4095265A (en) * | 1976-06-07 | 1978-06-13 | International Business Machines Corporation | Memory control structure for a pipelined mini-processor system |
| US4122309A (en) * | 1977-05-26 | 1978-10-24 | General Datacomm Industries, Inc. | Sequence generation by reading from different memories at different times |
| US4165490A (en) * | 1977-12-19 | 1979-08-21 | International Business Machines Corporation | Clock pulse generator with selective pulse delay and pulse width control |
| SE408985B (sv) * | 1977-12-27 | 1979-07-16 | Philips Svenska Ab | Pulsgenerator |
| US4321687A (en) * | 1979-10-01 | 1982-03-23 | International Business Machines Corporation | Timing pulse generation |
| DE2948159C2 (de) * | 1979-11-29 | 1983-10-27 | Siemens AG, 1000 Berlin und 8000 München | Integrierter Speicherbaustein mit wählbaren Betriebsfunktionen |
-
1983
- 1983-09-20 ZA ZA836998A patent/ZA836998B/xx unknown
- 1983-09-20 DE DE19833333862 patent/DE3333862A1/de active Granted
- 1983-10-11 AU AU20037/83A patent/AU558407B2/en not_active Ceased
- 1983-10-12 JP JP58189417A patent/JPS5987523A/ja active Granted
-
1985
- 1985-08-01 US US06/761,149 patent/US4575815A/en not_active Expired - Lifetime
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE10323237A1 (de) * | 2003-05-22 | 2004-12-16 | Infineon Technologies Ag | Verfahren und Vorrichtung zur Optimierung der Funktionsweise von DRAM-Speicherelementen |
| US7072233B2 (en) | 2003-05-22 | 2006-07-04 | Infineon Technologies Ag | Method and apparatus for optimizing the functioning of DRAM memory elements |
| DE10323237B4 (de) * | 2003-05-22 | 2015-05-21 | Qimonda Ag | Verfahren und Vorrichtung zur Optimierung der Funktionsweise von DRAM-Speicherelementen |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5987523A (ja) | 1984-05-21 |
| JPH0352088B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1991-08-08 |
| DE3333862A1 (de) | 1984-04-12 |
| US4575815A (en) | 1986-03-11 |
| AU2003783A (en) | 1984-04-19 |
| AU558407B2 (en) | 1987-01-29 |
| ZA836998B (en) | 1984-05-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE2030760C2 (de) | Paritätsprüfschaltung für eine Speicherschaltung | |
| DE2061854C3 (de) | Speicher aus Schieberegistern | |
| DE68928213T2 (de) | Inhaltadressierte Speicherzellenanordnung | |
| DE69018112T2 (de) | Hochleistungsspeichersystem. | |
| DE2556822C2 (de) | Monolithische hochintegrierte Halbleiterschaltung | |
| DE68907518T2 (de) | Inhaltsadressierte Speicheranordnung. | |
| DE2550342C2 (de) | Schaltungsanordnung zur Prüfung von Matrixanordnungen | |
| DE19713421A1 (de) | Halbleiterspeicher-Testvorrichtung | |
| DE2659200C2 (de) | Prüfanordnung für einen Fehlererkennungskreis in einer Datenverarbeitungsschaltung | |
| DE69810897T2 (de) | Befehlsignalgenerator für speicheranordnungen | |
| DE2312707A1 (de) | Pruefanordnung fuer einen computer | |
| DE2151472A1 (de) | Mikroprogrammspeicher fuer Elektronenrechner | |
| DE2750344C2 (de) | Logikschaltung zum Betätigen irgendeiner Teilmenge einer Mehrzahl von Vorrichtungen | |
| DE2539211A1 (de) | Zugriffssteuereinheit | |
| DE1935944B2 (de) | Steuereinrichtung in einer elektronischen Datenverarbeitungsanlage | |
| DE2946119C2 (de) | Datenverarbeitungseinrichtung mit einer Vielzahl von Datenverarbeitungselementen, denen ein einziger Strom von Steuersignalen zugeführt wird | |
| EP0217122B1 (de) | Schaltungsanordung mit einer matrixförmigen Speicheranordnung zur variabel einstellbaren Verzögerung digitaler Signale | |
| DE3333862C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| DE1774675C3 (de) | Elektronisches Rechengerat mit einer Speichermatrix | |
| DE1201586B (de) | Programmgesteuerte Daten-Auswertmaschine | |
| DE2302061A1 (de) | Assoziativspeicher | |
| EP1444700A2 (de) | Speichertest | |
| DE3422287C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| DE3535215C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| DE2004934A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8110 | Request for examination paragraph 44 | ||
| D2 | Grant after examination | ||
| 8364 | No opposition during term of opposition | ||
| 8339 | Ceased/non-payment of the annual fee |