DE3324820C2 - - Google Patents

Info

Publication number
DE3324820C2
DE3324820C2 DE19833324820 DE3324820A DE3324820C2 DE 3324820 C2 DE3324820 C2 DE 3324820C2 DE 19833324820 DE19833324820 DE 19833324820 DE 3324820 A DE3324820 A DE 3324820A DE 3324820 C2 DE3324820 C2 DE 3324820C2
Authority
DE
Germany
Prior art keywords
gate
exclusive
input
flip
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE19833324820
Other languages
German (de)
English (en)
Other versions
DE3324820A1 (de
Inventor
Hans Dipl.-Ing. 7150 Backnang De Schaetzberger
Ralf-Michael Dipl.-Ing. 7151 Auenwald De Stach
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bosch Telecom GmbH
Original Assignee
ANT Nachrichtentechnik GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ANT Nachrichtentechnik GmbH filed Critical ANT Nachrichtentechnik GmbH
Priority to DE19833324820 priority Critical patent/DE3324820A1/de
Publication of DE3324820A1 publication Critical patent/DE3324820A1/de
Application granted granted Critical
Publication of DE3324820C2 publication Critical patent/DE3324820C2/de
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes
    • H04L25/4908—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes
    • H04L25/491—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes using 1B2B codes
    • H04L25/4912—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes using 1B2B codes using CMI or 2-HDB-3 code

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Manipulation Of Pulses (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
DE19833324820 1983-07-09 1983-07-09 Verfahren zur bildung eines cmi-codes aus einem datensignal und schaltungsanordnung zur durchfuehrung dieses verfahrens Granted DE3324820A1 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
DE19833324820 DE3324820A1 (de) 1983-07-09 1983-07-09 Verfahren zur bildung eines cmi-codes aus einem datensignal und schaltungsanordnung zur durchfuehrung dieses verfahrens

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19833324820 DE3324820A1 (de) 1983-07-09 1983-07-09 Verfahren zur bildung eines cmi-codes aus einem datensignal und schaltungsanordnung zur durchfuehrung dieses verfahrens

Publications (2)

Publication Number Publication Date
DE3324820A1 DE3324820A1 (de) 1985-01-17
DE3324820C2 true DE3324820C2 (enrdf_load_stackoverflow) 1990-08-16

Family

ID=6203585

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19833324820 Granted DE3324820A1 (de) 1983-07-09 1983-07-09 Verfahren zur bildung eines cmi-codes aus einem datensignal und schaltungsanordnung zur durchfuehrung dieses verfahrens

Country Status (1)

Country Link
DE (1) DE3324820A1 (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3616596A1 (de) * 1986-05-16 1987-11-19 Siemens Ag Cmi-codierer
WO2000019608A2 (de) * 1998-09-30 2000-04-06 Koninklijke Philips Electronics N.V. Schaltungsanordnung zum verarbeiten von datensignalen

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3031579C2 (de) * 1980-08-21 1983-04-07 Siemens AG, 1000 Berlin und 8000 München CMI-Codierer

Also Published As

Publication number Publication date
DE3324820A1 (de) 1985-01-17

Similar Documents

Publication Publication Date Title
DE3509904C2 (enrdf_load_stackoverflow)
DE69100204T2 (de) Einrichtung zur Erzeugung von Testsignalen.
DE4027208A1 (de) Digitalfilter
DE3217861A1 (de) Verfahren und apparat zur kompensation von signallaufzeitaenderungen innerhalb der kanaele einer mehrkanalvorrichtung
DE3743586C2 (enrdf_load_stackoverflow)
DE3442613C2 (enrdf_load_stackoverflow)
DE2951245C2 (de) Taktsignalverteilungsschaltung
DE2712974B1 (de) Schaltungsanordnung zum Erzeugen von Signalen im Code-Mark-Inversion-Code
DE69515018T2 (de) Schaltung zur konversion serieller in parallele daten
DE3324820C2 (enrdf_load_stackoverflow)
EP0245616B1 (de) Einrichtung zur seriellen Übertragung von digitalen Messwerten wenigstens eines Messwertwandlers
DE3332939A1 (de) Schaltungsanordnung zum synchronisieren der flanken von binaersignalen mit einem takt
EP0408780B1 (de) Digitaler Phasendetektor
DE3142167A1 (de) "teilerschaltung mit einstellbarem teilerverhaeltnis"
EP0144558B1 (de) CMI-Codierer
DE3335517C2 (de) CMI-Codierer
DE4444654B4 (de) Übertragungssystem zur Übertragung zweier binärer Signale, Multiplexer und Demultiplexer
EP0144979A2 (de) Verfahren zur Messung von Bitfehlerraten bei binären Digitalsignalen
DE2543428A1 (de) Verfahren und anordnung zur uebertragung von binaer-informationen
DE3335417A1 (de) Empfangseinrichtung fuer eine bitserielle, asynchrone uebertragungsstrecke fuer hohe datenraten
DE2731482B1 (de) Demultiplexer
DE4409371A1 (de) Logische Schaltung mit Mehrfachstufen-Master-Slave-D-Flipflops
DE2114397C3 (de) Schaltungsanordnung zur Mehrfachausnutzung von Leitungen
DE3928559A1 (de) Eingangsschaltung zur durchfuehrung von pruefbetriebsarten
DE2360449C3 (enrdf_load_stackoverflow)

Legal Events

Date Code Title Description
8110 Request for examination paragraph 44
D2 Grant after examination
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee