DE3267750D1 - Integrated memory matrix with programmable non volatile cells - Google Patents

Integrated memory matrix with programmable non volatile cells

Info

Publication number
DE3267750D1
DE3267750D1 DE8282102447T DE3267750T DE3267750D1 DE 3267750 D1 DE3267750 D1 DE 3267750D1 DE 8282102447 T DE8282102447 T DE 8282102447T DE 3267750 T DE3267750 T DE 3267750T DE 3267750 D1 DE3267750 D1 DE 3267750D1
Authority
DE
Germany
Prior art keywords
memory matrix
integrated
well
storage
cells
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE8282102447T
Other languages
German (de)
English (en)
Inventor
Burkhard Dipl Ing Giebel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TDK Micronas GmbH
ITT Inc
Original Assignee
Deutsche ITT Industries GmbH
ITT Industries Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Deutsche ITT Industries GmbH, ITT Industries Inc filed Critical Deutsche ITT Industries GmbH
Application granted granted Critical
Publication of DE3267750D1 publication Critical patent/DE3267750D1/de
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
    • G11C16/0433—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and one or more separate select transistors
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/81—Threshold
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Read Only Memory (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
DE8282102447T 1982-03-24 1982-03-24 Integrated memory matrix with programmable non volatile cells Expired DE3267750D1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP82102447A EP0089397B1 (de) 1982-03-24 1982-03-24 Integrierte Speichermatrix mit nichtflüchtigen, umprogrammierbaren Speicherzellen

Publications (1)

Publication Number Publication Date
DE3267750D1 true DE3267750D1 (en) 1986-01-16

Family

ID=8188946

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8282102447T Expired DE3267750D1 (en) 1982-03-24 1982-03-24 Integrated memory matrix with programmable non volatile cells

Country Status (4)

Country Link
US (1) US4524429A (enExample)
EP (1) EP0089397B1 (enExample)
JP (1) JPS5942695A (enExample)
DE (1) DE3267750D1 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0157607B1 (en) * 1984-04-02 1993-02-10 The Board Of Trustees Of The Leland Stanford Junior University Analog data storage system
IT1221018B (it) * 1985-03-28 1990-06-21 Giulio Casagrande Dispositivo per verificare celle di memoria in funzione del salto di soglia ottenibile in fase di scrittura
EP0198935A1 (de) * 1985-04-23 1986-10-29 Deutsche ITT Industries GmbH Elektrisch umprogrammierbarer Halbleiterspeicher mit Redundanz
US4715014A (en) * 1985-10-29 1987-12-22 Texas Instruments Incorporated Modified three transistor EEPROM cell
JPS62177799A (ja) * 1986-01-30 1987-08-04 Toshiba Corp 半導体記憶装置
US6226200B1 (en) * 1999-11-17 2001-05-01 Motorola Inc. In-circuit memory array bit cell threshold voltage distribution measurement
US7850378B1 (en) * 2005-05-13 2010-12-14 Apple Inc. Webbed keyboard assembly
US8320191B2 (en) 2007-08-30 2012-11-27 Infineon Technologies Ag Memory cell arrangement, method for controlling a memory cell, memory array and electronic device
JP6496686B2 (ja) * 2016-07-04 2019-04-03 株式会社三共 遊技機

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4127901A (en) * 1977-08-03 1978-11-28 Sperry Rand Corporation MNOS FET memory retention characterization test circuit
US4181980A (en) * 1978-05-15 1980-01-01 Electronic Arrays, Inc. Acquisition and storage of analog signals
US4223394A (en) * 1979-02-13 1980-09-16 Intel Corporation Sensing amplifier for floating gate memory devices
JPS57141097A (en) * 1981-02-25 1982-09-01 Toshiba Corp Storage circuit
US4441168A (en) * 1982-01-13 1984-04-03 Sperry Corporation Storage logic/array (SLA) circuit

Also Published As

Publication number Publication date
US4524429A (en) 1985-06-18
JPS5942695A (ja) 1984-03-09
EP0089397B1 (de) 1985-12-04
EP0089397A1 (de) 1983-09-28
JPH0157439B2 (enExample) 1989-12-05

Similar Documents

Publication Publication Date Title
WO1997012444B1 (en) Programmable logic device with configurable power supply
EP0785494A2 (en) Constant voltage generating circuit
US20070263456A1 (en) Inverter non-volatile memory cell and array system
KR970706579A (ko) 아날로그 및 디지탈 저장을 위한 비휘발성 전기적 변환가능 반도체 메모리(non-volatile electrically alterable semiconductor memory for analog and digital storage)
EP0798735B1 (en) Row decoding circuit for a semiconductor non-volatile electrically programmable memory, and corresponding method
US6985386B1 (en) Programming method for nonvolatile memory cell
EP0390859A1 (en) LOW POWER VOLTAGE LOCKING CIRCUIT.
DE3570792D1 (en) Mos circuit including an eeprom
JPS60251598A (ja) 半導体集積回路装置
US4644182A (en) Delay circuit having delay time period determined by discharging operation
JPS57130292A (en) Semiconductor nonvolatile read-only storage device
US5793691A (en) Memory device with MOS transistors having bodies biased by temperature-compensated voltage
KR940010420B1 (ko) 프로그래밍 전압 발생회로
US4388541A (en) Circuit arrangement with MOS-transistors for the rapid evaluation of the logic state of a sampling node
IT8720872A0 (it) Procedimento di programmazione per memorie rom e tecnolgia mos con ossido di gate e giunzioni sottili.
JP2522381B2 (ja) 半導体装置
US10446567B2 (en) Nonvolatile storage element and reference voltage generation circuit
US4524429A (en) Integrated memory matrix comprising nonvolatile reprogrammable storage cells
EP0766255B1 (en) Parallel programming method of memory words and corresponding circuit
US10796763B2 (en) Method for programming a split-gate memory cell and corresponding memory device
WO2022245383A1 (en) Non-volatile memory cell array formed in a p-well in a deep n-well in a p-substrate
JPS5647992A (en) Nonvolatile semiconductor memory
US4858186A (en) A circuit for providing a load for the charging of an EPROM cell
JPS5671313A (en) Monolithic reference current source
IT8523180A0 (it) Procedimento per la realizzazione di memorie a sola lettura in tecnologia nmos programmate mediante impiantazione ionica e memoria a sola lettura ottenuta mediante tale procedimento.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8320 Willingness to grant licences declared (paragraph 23)
8339 Ceased/non-payment of the annual fee