DE2853276C2 - - Google Patents

Info

Publication number
DE2853276C2
DE2853276C2 DE2853276A DE2853276A DE2853276C2 DE 2853276 C2 DE2853276 C2 DE 2853276C2 DE 2853276 A DE2853276 A DE 2853276A DE 2853276 A DE2853276 A DE 2853276A DE 2853276 C2 DE2853276 C2 DE 2853276C2
Authority
DE
Germany
Prior art keywords
buffer memory
section
register
reg
data word
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE2853276A
Other languages
German (de)
English (en)
Other versions
DE2853276A1 (de
Inventor
Pierre Gerardus Jansen
Jozef Laurentius Wilhelmus Kessels
Benny Louisa Angelina Eindhoven Nl Waumans
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Gloeilampenfabrieken NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Gloeilampenfabrieken NV filed Critical Philips Gloeilampenfabrieken NV
Publication of DE2853276A1 publication Critical patent/DE2853276A1/de
Application granted granted Critical
Publication of DE2853276C2 publication Critical patent/DE2853276C2/de
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • G06F5/12—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations
    • G06F5/14—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations for overflow or underflow handling, e.g. full or empty flags

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Information Transfer Systems (AREA)
  • Input From Keyboards Or The Like (AREA)
  • Time-Division Multiplex Systems (AREA)
DE19782853276 1977-12-12 1978-12-09 Datenpufferspeicher vom typ first-in, first-out mit einem variablen eingang und einem variablen ausgang Granted DE2853276A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NL7713706A NL7713706A (nl) 1977-12-12 1977-12-12 Informatiebuffergeheugen van het "eerst-in, eerst-uit" type met een variabele ingang en een variabele uitgang.

Publications (2)

Publication Number Publication Date
DE2853276A1 DE2853276A1 (de) 1979-06-13
DE2853276C2 true DE2853276C2 (US20110009641A1-20110113-C00116.png) 1989-02-02

Family

ID=19829731

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19782853276 Granted DE2853276A1 (de) 1977-12-12 1978-12-09 Datenpufferspeicher vom typ first-in, first-out mit einem variablen eingang und einem variablen ausgang

Country Status (6)

Country Link
US (1) US4222102A (US20110009641A1-20110113-C00116.png)
JP (1) JPS5921054B2 (US20110009641A1-20110113-C00116.png)
DE (1) DE2853276A1 (US20110009641A1-20110113-C00116.png)
FR (1) FR2411466A1 (US20110009641A1-20110113-C00116.png)
GB (1) GB2009983B (US20110009641A1-20110113-C00116.png)
NL (1) NL7713706A (US20110009641A1-20110113-C00116.png)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4486854A (en) * 1981-10-15 1984-12-04 Codex Corporation First-in, first-out memory system
JPS58188395A (ja) * 1982-04-26 1983-11-02 Nec Corp 記憶装置
US4507760A (en) * 1982-08-13 1985-03-26 At&T Bell Laboratories First-in, first-out (FIFO) memory configuration for queue storage
US4592019A (en) * 1983-08-31 1986-05-27 At&T Bell Laboratories Bus oriented LIFO/FIFO memory
US5038277A (en) * 1983-11-07 1991-08-06 Digital Equipment Corporation Adjustable buffer for data communications in a data processing system
JPS61160898A (ja) * 1985-01-05 1986-07-21 Fujitsu Ltd 半導体記憶装置
EP0206743A3 (en) * 1985-06-20 1990-04-25 Texas Instruments Incorporated Zero fall-through time asynchronous fifo buffer with nonambiguous empty/full resolution
US5097442A (en) * 1985-06-20 1992-03-17 Texas Instruments Incorporated Programmable depth first-in, first-out memory
JPS6211930A (ja) * 1985-07-09 1987-01-20 Mitsubishi Electric Corp デ−タ伝送装置
JPS6210729A (ja) * 1985-07-09 1987-01-19 Mitsubishi Electric Corp デ−タ伝送装置
US4751675A (en) * 1985-08-19 1988-06-14 American Telephone And Telegraph Company, At&T Bell Laboratories Memory access circuit with pointer shifting network
US4879680A (en) * 1985-10-18 1989-11-07 Texas Instruments Incorporated Multi-slave master-slave flip-flop
US4792926A (en) * 1985-12-09 1988-12-20 Kabushiki Kaisha Toshiba High speed memory system for use with a control bus bearing contiguous segmentially intermixed data read and data write request signals
US4933901A (en) * 1988-01-11 1990-06-12 Texas Instruments Incorporated Method for assigning priority to read and write requests received closely in time
JP2764908B2 (ja) * 1988-02-04 1998-06-11 日本電気株式会社 カスケード・バッファ回路
EP0408810B1 (en) * 1989-07-20 1996-03-20 Kabushiki Kaisha Toshiba Multi processor computer system
US5036489A (en) * 1990-04-27 1991-07-30 Codex Corp. Compact expandable folded first-in-first-out queue
US5095462A (en) * 1990-05-25 1992-03-10 Advanced Micro Devices, Inc. Fifo information storage apparatus including status and logic modules for each cell
US5283662A (en) * 1991-04-10 1994-02-01 Minolta Camera Kabushiki Kaisha Image reading apparatus controllable by external apparatus
US5388074A (en) * 1992-12-17 1995-02-07 Vlsi Technology, Inc. FIFO memory using single output register
US6067408A (en) * 1993-05-27 2000-05-23 Advanced Micro Devices, Inc. Full duplex buffer management and apparatus
US5513224A (en) * 1993-09-16 1996-04-30 Codex, Corp. Fill level indicator for self-timed fifo
EP0932862A2 (en) 1997-08-20 1999-08-04 Koninklijke Philips Electronics N.V. A transient datastream-processing buffer memory organization with software management adapted for multilevel housekeeping
EP1316955A1 (de) * 2001-11-30 2003-06-04 Infineon Technologies AG Zwischenspeichereinrichtung
US7739580B1 (en) * 2005-02-17 2010-06-15 Kencast, Inc. System, method and apparatus for reducing blockage losses on information distribution networks
US8707139B2 (en) 2006-10-18 2014-04-22 Kencast, Inc. Systems, methods, apparatus, and computer program products for providing forward error correction with low latency

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1243631A (en) * 1967-07-18 1971-08-25 Nat Res Dev Improvements in or relating to elastic encoder storage systems
BE755666A (fr) * 1969-09-18 1971-02-15 Burroughs Corp Memoire tampon pour entree d'ordinateur
DE2348452B2 (de) * 1973-09-26 1977-12-29 Siemens AG, 1000 Berlin und 8000 München Anschluss taktgebundener datenuebertragungseinrichtungen an ein datenendgeraet, das zur aussendung von daten nach dem start-stop-prinzip ausgelegt ist
DE2441584A1 (de) * 1974-08-30 1976-03-11 Siemens Ag Pufferspeicher

Also Published As

Publication number Publication date
FR2411466A1 (fr) 1979-07-06
DE2853276A1 (de) 1979-06-13
US4222102A (en) 1980-09-09
GB2009983A (en) 1979-06-20
GB2009983B (en) 1982-06-30
FR2411466B1 (US20110009641A1-20110113-C00116.png) 1985-01-18
NL7713706A (nl) 1979-06-14
JPS5489440A (en) 1979-07-16
JPS5921054B2 (ja) 1984-05-17

Similar Documents

Publication Publication Date Title
DE2853276C2 (US20110009641A1-20110113-C00116.png)
DE2853239C2 (US20110009641A1-20110113-C00116.png)
DE2117936C3 (de) Mikroprogrammgesteuerte Zentraleinheit eines elektronischen Datenverarbeitungssystems
DE2954731C2 (de) Monolithischer Mikroprozessor
DE4019135C2 (de) Serieller Speicher auf RAM-Basis mit parallelem Voraus-Lesen und Verfahren zum Speichern von Datenelementen in eine serielle Speichervorrichtung
EP0097725B1 (de) Einrichtung im Befehlswerk eines mikroprogrammgesteuerten Prozessors zur direkten hardwaregesteuerten Ausführung bestimmter Instruktionen
DE1549522B1 (de) Datenverarbeitungsanlage mit simultanverarbeitung mehrerer programme mittels mehrerer rechner
DE2115431A1 (de) Universalmodul zum Verbinden von Einheiten in Patenverarbeitungsanlagen
DE2855673C2 (US20110009641A1-20110113-C00116.png)
DE2829668B2 (de) Kanaldatenpufferspeicher
DE2356260C3 (de) Dynamisch doppelt geordneter Schiebregisterspeicher und Verfahren zum Betrieb des Speichers
DE2215066A1 (de) Informationsspeicher mit Schieberegister
DE1803767A1 (de) Elektronisches Datenverarbeitungssystem
DE3246432C2 (US20110009641A1-20110113-C00116.png)
DE2853240C2 (US20110009641A1-20110113-C00116.png)
DE2940653A1 (de) Programmierbare logische anordnung
DE3711201A1 (de) Binaerdatenverdichtungs- und -dehnungs-verarbeitungsgeraet
DE1190706B (de) In zwei abwechselnden Zyklen arbeitende programmgesteuerte elektronische digitale Rechenmaschine
DE2436932A1 (de) Anordnung zur messung der effektivitaet einer datenverarbeitungsanlage mit virtuellem speicher
DE2245284A1 (de) Datenverarbeitungsanlage
DE2321200A1 (de) Einrichtung zur durchfuehrung boolescher verknuepfungen
DE4302553A1 (en) High security binary counting method for chip card - offsetting final state of binary number w.r.t. sequence such that contents of counter never represents number smaller than previous value
DE2610428C3 (de) Anordnung zur Steuerung der Zwischenspeicherung von zwischen zwei Funktionseinheiten zu übertragenden Daten in einem Pufferspeicher
DE1524117B1 (de) Datenverarbeitungsanlage mit Umlaufregistern
DE3313075C2 (US20110009641A1-20110113-C00116.png)

Legal Events

Date Code Title Description
8110 Request for examination paragraph 44
D2 Grant after examination
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee