DE2749884A1 - Einrichtung zum automatischen neuformatieren von daten in einem dv-system - Google Patents

Einrichtung zum automatischen neuformatieren von daten in einem dv-system

Info

Publication number
DE2749884A1
DE2749884A1 DE19772749884 DE2749884A DE2749884A1 DE 2749884 A1 DE2749884 A1 DE 2749884A1 DE 19772749884 DE19772749884 DE 19772749884 DE 2749884 A DE2749884 A DE 2749884A DE 2749884 A1 DE2749884 A1 DE 2749884A1
Authority
DE
Germany
Prior art keywords
signal
data
unit
busbar
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
DE19772749884
Other languages
German (de)
English (en)
Other versions
DE2749884C2 (US20040025266A1-20040212-C00001.png
Inventor
Gary J Goss
Richard P Kelly
Jun Thomas L Muray
N H Nashua
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Italia SpA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Information Systems Italia SpA filed Critical Honeywell Information Systems Italia SpA
Publication of DE2749884A1 publication Critical patent/DE2749884A1/de
Application granted granted Critical
Publication of DE2749884C2 publication Critical patent/DE2749884C2/de
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/387—Information transfer, e.g. on bus using universal interface adapter for adaptation of different data processing systems to different peripheral devices, e.g. protocol converters for incompatible systems, open system

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
DE19772749884 1976-11-11 1977-11-08 Einrichtung zum automatischen neuformatieren von daten in einem dv-system Granted DE2749884A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US74100976A 1976-11-11 1976-11-11

Publications (2)

Publication Number Publication Date
DE2749884A1 true DE2749884A1 (de) 1978-05-18
DE2749884C2 DE2749884C2 (US20040025266A1-20040212-C00001.png) 1990-08-30

Family

ID=24978991

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19772749884 Granted DE2749884A1 (de) 1976-11-11 1977-11-08 Einrichtung zum automatischen neuformatieren von daten in einem dv-system

Country Status (6)

Country Link
JP (1) JPS6032225B2 (US20040025266A1-20040212-C00001.png)
AU (1) AU515899B2 (US20040025266A1-20040212-C00001.png)
CA (1) CA1120123A (US20040025266A1-20040212-C00001.png)
DE (1) DE2749884A1 (US20040025266A1-20040212-C00001.png)
FR (1) FR2371011A1 (US20040025266A1-20040212-C00001.png)
GB (1) GB1595471A (US20040025266A1-20040212-C00001.png)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2921419A1 (de) * 1978-05-30 1979-12-13 Intel Corp Schaltungsanordnung und verfahren zur uebertragung digitaler information zwischen wenigstens einer ersten und einer zweiten sammelleitung

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2497977B1 (fr) * 1981-01-12 1986-07-25 Kuczewski De Poray Jacques Procede d'echange de donnees et dispositif pour la mise en oeuvre de ce procede
AU553946B2 (en) * 1982-03-12 1986-07-31 Honeywell Information Systems Incorp. Input/output multiplexer data distributor
US4843588A (en) * 1982-09-17 1989-06-27 General Electric Company Programmable radio frequency communications device capable of programming a similar device
GB2128056A (en) * 1982-09-17 1984-04-18 Gen Electric Computer controlled devices
JPS61165170A (ja) * 1984-12-19 1986-07-25 Fujitsu Ltd バス制御方式
US4719622A (en) * 1985-03-15 1988-01-12 Wang Laboratories, Inc. System bus means for inter-processor communication
US4827409A (en) * 1986-07-24 1989-05-02 Digital Equipment Corporation High speed interconnect unit for digital data processing system
US4961140A (en) * 1988-06-29 1990-10-02 International Business Machines Corporation Apparatus and method for extending a parallel synchronous data and message bus

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2230830A1 (de) * 1971-06-24 1973-01-11 Plessey Handel Investment Ag Datenverarbeitungsanlage
US3815099A (en) * 1970-04-01 1974-06-04 Digital Equipment Corp Data processing system
DE2629401A1 (de) * 1975-06-30 1977-01-20 Honeywell Inf Systems Datenverarbeitungssystem

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3815099A (en) * 1970-04-01 1974-06-04 Digital Equipment Corp Data processing system
DE2230830A1 (de) * 1971-06-24 1973-01-11 Plessey Handel Investment Ag Datenverarbeitungsanlage
DE2629401A1 (de) * 1975-06-30 1977-01-20 Honeywell Inf Systems Datenverarbeitungssystem

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
US-B.: Enslow, Multiprocessors and Parallel Processing, John Wiley and Sons, 1974, S. 53, 328-335 *
US-Firmenschrift: Texas Instruments, Pocket Guide, Sep. 1976, S. 202 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2921419A1 (de) * 1978-05-30 1979-12-13 Intel Corp Schaltungsanordnung und verfahren zur uebertragung digitaler information zwischen wenigstens einer ersten und einer zweiten sammelleitung

Also Published As

Publication number Publication date
AU515899B2 (en) 1981-05-07
GB1595471A (en) 1981-08-12
FR2371011A1 (fr) 1978-06-09
DE2749884C2 (US20040025266A1-20040212-C00001.png) 1990-08-30
CA1120123A (en) 1982-03-16
AU3032577A (en) 1979-05-10
JPS6032225B2 (ja) 1985-07-26
FR2371011B1 (US20040025266A1-20040212-C00001.png) 1985-05-24
JPS5361929A (en) 1978-06-02

Similar Documents

Publication Publication Date Title
DE2854485C2 (de) Datenverarbeitungsanlage
DE69033679T2 (de) Datenübertragungsadaptervorrichtung
DE3689198T2 (de) Systembus für Kommunikation zwischen Prozessoren.
DE2448212C2 (de) Asynchrone Sammelleitung zur Kommunikation mit selbstbestimmter Priorität zwischen Mutterrechnergeräten und Tochterrechnergeräten
DE69108434T2 (de) Mehrgruppen-Signalprozessor.
DE3280451T2 (de) Verfahren zur Initialisierung eines Datenverarbeitungssystems.
DE2522748C2 (de) Peripheriekopplungsadapter zur Steuerung der Informationsübertragung zwischen einer Datensammelleitung eines Zentralprozessors und daran angeschlossenen peripheren Einheiten
DE2856483C2 (US20040025266A1-20040212-C00001.png)
DE69329904T2 (de) Echtzeitverarbeitungssystem
DE3204905C2 (US20040025266A1-20040212-C00001.png)
DE60309391T2 (de) Datenübertragungssteuerungssystem, Programm und Datenübertragungssteuerungsverfahren
DE2854397A1 (de) Pufferspeichereinheit fuer ein datenverarbeitungssystem
DE4142756A1 (de) Datenweg-einrichtung zur kopplung zweier busse
DE2523372B2 (de) Eingabe-ZAusgabe-Anschlußsteuereinrichtung
DE19900331A1 (de) Vorrichtung und Verfahren zur Implementierung eines USB-Endpunktkanals mit doppelter Pufferunterstützung
DE2921419A1 (de) Schaltungsanordnung und verfahren zur uebertragung digitaler information zwischen wenigstens einer ersten und einer zweiten sammelleitung
DE3883692T2 (de) Rückwandplatinenbus.
DE4035837A1 (de) Bus-hauptschnittstellenschaltung mit transparenter unterbrechung einer datenuebertragungsoperation
DE2749884A1 (de) Einrichtung zum automatischen neuformatieren von daten in einem dv-system
DE3009530C2 (US20040025266A1-20040212-C00001.png)
DE2707820C3 (de) Datenverarbeitungsanlage
DE2629401C2 (US20040025266A1-20040212-C00001.png)
DE3856394T2 (de) Zwischenverbindungssystem für Multiprozessorstruktur
DE69529250T2 (de) Rechnersystem mit einem multiplexierten Adressenbus und Pipeline-Schreiboperationen
DE2713304A1 (de) Mehrrechnersystem

Legal Events

Date Code Title Description
8110 Request for examination paragraph 44
8127 New person/name/address of the applicant

Owner name: HONEYWELL BULL INC., MINNEAPOLIS, MINN., US

D2 Grant after examination
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee