DE2557436A1 - Digitale serielle multipliziereinrichtung - Google Patents

Digitale serielle multipliziereinrichtung

Info

Publication number
DE2557436A1
DE2557436A1 DE19752557436 DE2557436A DE2557436A1 DE 2557436 A1 DE2557436 A1 DE 2557436A1 DE 19752557436 DE19752557436 DE 19752557436 DE 2557436 A DE2557436 A DE 2557436A DE 2557436 A1 DE2557436 A1 DE 2557436A1
Authority
DE
Germany
Prior art keywords
bit
data word
multiplier
word
product
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE19752557436
Other languages
German (de)
English (en)
Inventor
Richard Francis Lyon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
Western Electric Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co Inc filed Critical Western Electric Co Inc
Publication of DE2557436A1 publication Critical patent/DE2557436A1/de
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52Multiplying; Dividing
    • G06F7/523Multiplying only
    • G06F7/525Multiplying only in serial-serial fashion, i.e. both operands being entered serially
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804Details
    • G06F2207/386Special constructional features
    • G06F2207/3884Pipelining

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Advance Control (AREA)
DE19752557436 1974-12-20 1975-12-19 Digitale serielle multipliziereinrichtung Pending DE2557436A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/534,765 US3956622A (en) 1974-12-20 1974-12-20 Two's complement pipeline multiplier

Publications (1)

Publication Number Publication Date
DE2557436A1 true DE2557436A1 (de) 1976-06-24

Family

ID=24131447

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19752557436 Pending DE2557436A1 (de) 1974-12-20 1975-12-19 Digitale serielle multipliziereinrichtung

Country Status (10)

Country Link
US (1) US3956622A (https=)
JP (1) JPS5186332A (https=)
BE (1) BE836630A (https=)
DE (1) DE2557436A1 (https=)
ES (1) ES443696A1 (https=)
FR (1) FR2295482A1 (https=)
GB (1) GB1523750A (https=)
IT (1) IT1051542B (https=)
NL (1) NL7514646A (https=)
SE (1) SE7514079L (https=)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2301870A1 (fr) * 1975-02-19 1976-09-17 Majos Jacques Circuit multiplicateur a fort debit numerique notamment pour filtre numerique
US4086657A (en) * 1976-08-18 1978-04-25 The United States Of America As Represented By The Secretary Of The Air Force Five-stage four-bit complex multiplier
US4736333A (en) * 1983-08-15 1988-04-05 California Institute Of Technology Electronic musical instrument
US4750144A (en) * 1985-12-31 1988-06-07 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Real time pipelined system for forming the sum of products in the processing of video data
US4791600A (en) * 1986-07-28 1988-12-13 Tektronix, Inc. Digital pipelined heterodyne circuit
US4796219A (en) * 1987-06-01 1989-01-03 Motorola, Inc. Serial two's complement multiplier
FR2621144B1 (fr) * 1987-09-25 1989-12-29 Labo Electronique Physique Multiplieur pipeline serie
GB2226899A (en) * 1989-01-06 1990-07-11 Philips Electronic Associated An electronic circuit and signal processing arrangements using it
KR920003494B1 (ko) * 1989-06-20 1992-05-01 삼성전자 주식회사 디지탈 신호처리 시스템에서의 실시간 2's 콤플리멘트코드 숫자의 승산방법 및 회로
FR2705475B1 (fr) * 1993-05-19 1995-07-28 France Telecom Multiplieur exempt de débordement interne, notamment multiplieur bit-série, et procédé pour empêcher un débordement interne d'un multiplieur.
US5764558A (en) * 1995-08-25 1998-06-09 International Business Machines Corporation Method and system for efficiently multiplying signed and unsigned variable width operands
DE102007056104A1 (de) * 2007-11-15 2009-05-20 Texas Instruments Deutschland Gmbh Verfahren und Vorrichtung zur Multiplikation von Binäroperanden
US9459832B2 (en) 2014-06-12 2016-10-04 Bank Of America Corporation Pipelined multiply-scan circuit
US11467805B1 (en) 2020-07-10 2022-10-11 Ali Tasdighi Far Digital approximate multipliers for machine learning and artificial intelligence applications
US11416218B1 (en) 2020-07-10 2022-08-16 Ali Tasdighi Far Digital approximate squarer for machine learning

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3582634A (en) * 1968-10-15 1971-06-01 Stromberg Carlson Corp Electrical circuit for multiplying serial binary numbers by a parallel number
US3627999A (en) * 1969-11-28 1971-12-14 Comcet Inc Two{40 s complement negative number multiplying circuit
US3761699A (en) * 1972-03-28 1973-09-25 Collins Radio Co Multiplication by successive addition with two{40 s complement notation
US3737638A (en) * 1972-07-18 1973-06-05 Ibm A series-parallel multiplication device using modified two{40 s complement arithmetic
US3805043A (en) * 1972-10-11 1974-04-16 Bell Telephone Labor Inc Serial-parallel binary multiplication using pairwise addition

Also Published As

Publication number Publication date
GB1523750A (en) 1978-09-06
NL7514646A (nl) 1976-06-22
FR2295482B1 (https=) 1979-06-22
BE836630A (fr) 1976-04-01
IT1051542B (it) 1981-05-20
US3956622A (en) 1976-05-11
SE7514079L (sv) 1976-06-21
FR2295482A1 (fr) 1976-07-16
ES443696A1 (es) 1977-05-01
JPS5186332A (https=) 1976-07-28

Similar Documents

Publication Publication Date Title
DE2557436A1 (de) Digitale serielle multipliziereinrichtung
DE2508706C2 (de) Schaltungsanordnung zur Codierung von Datenbitfolgen
DE69435034T2 (de) Verfahren ind vorrichtung zur durchfuehrung einer schnellen hadamard transform
EP0123921B1 (de) Parallelverknüpfungsschaltung mit verkürztem Übertragsdurchlauf
DE69424329T2 (de) 4:2-Addierer und diesen verwendende Multiplizierschaltung
DE19758079A1 (de) Verfahren und Vorrichtung zur Galoisfeld-Multiplikation
DE1956209C3 (de) Multipliziervorrichtung
DE2946846A1 (de) Rundungs-korrekturlogik fuer multiplizierer fuer modifizierten booth-algorithmus
DE4101004A1 (de) Paralleler multiplizierer mit sprungfeld und modifiziertem wallac-baum
DE69227791T2 (de) Booth's Multiplikationssystem zur Durchführung von A+/- X.Y
DE4019646C2 (de) Vorrichtung und Verfahren zum Multiplizieren von Datenwörtern in Zweier-Komplement-Darstellung
DE3852576T2 (de) Einrichtung und Verfahren für eine erweiterte Arithmetik-Logik-Einheit zur Beschleunigung der ausgewählten Operationen.
DE1909657C3 (de) Digitales Filter
DE3434777C2 (https=)
DE3447634C2 (https=)
DE69026414T2 (de) Binäres Addiergerät
DE2163621A1 (de) Schaltungsanordnung zur Durchführung der Fourier-Analyse
DE3524797A1 (de) Anordnung zur bitparallelen addition von binaerzahlen
DE2943148C2 (de) Digitaladdierer
DE3880825T2 (de) Anordnung zur schnellen addition von binärzahlen.
DE3751088T2 (de) Signalverarbeitungseinrichtung.
DE10117041C1 (de) Carry-Ripple Addierer
DE2017132A1 (de) Binarer Parallel Addierer
DE2046685A1 (de) Einrichtung zum Konvertieren einer Dezimalzahl in eine Binarzahl
DE69722131T2 (de) Verfahren und Schaltungsanordnung zur Multiplikation mit einer Abrund-Funktion

Legal Events

Date Code Title Description
OHN Withdrawal