DE2524046C2 - Elektronische Datenverarbeitungsanlage - Google Patents

Elektronische Datenverarbeitungsanlage

Info

Publication number
DE2524046C2
DE2524046C2 DE2524046A DE2524046A DE2524046C2 DE 2524046 C2 DE2524046 C2 DE 2524046C2 DE 2524046 A DE2524046 A DE 2524046A DE 2524046 A DE2524046 A DE 2524046A DE 2524046 C2 DE2524046 C2 DE 2524046C2
Authority
DE
Germany
Prior art keywords
register
memory
address
instruction
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE2524046A
Other languages
German (de)
English (en)
Other versions
DE2524046A1 (de
Inventor
Arthur Wilbert Woodstock N.Y. Holmes jun.
Price Ward Wappinger Falls N.Y. Oman
Richard Charles Kingston N.Y. Paddock
Donald Walter Lake Katrine N.Y. Price
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE2524046A1 publication Critical patent/DE2524046A1/de
Application granted granted Critical
Publication of DE2524046C2 publication Critical patent/DE2524046C2/de
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/80Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8015One dimensional arrays, e.g. rings, linear arrays, buses
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145Instruction analysis, e.g. decoding, instruction word fields
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/3016Decoding the operand specifier, e.g. specifier format
    • G06F9/30167Decoding the operand specifier, e.g. specifier format of immediate specifier, e.g. constants
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3887Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by a single instruction for multiple data lanes [SIMD]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
  • Multi Processors (AREA)
DE2524046A 1974-06-26 1975-05-30 Elektronische Datenverarbeitungsanlage Expired DE2524046C2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/483,270 US3943494A (en) 1974-06-26 1974-06-26 Distributed execution processor

Publications (2)

Publication Number Publication Date
DE2524046A1 DE2524046A1 (de) 1976-01-15
DE2524046C2 true DE2524046C2 (de) 1982-10-28

Family

ID=23919415

Family Applications (1)

Application Number Title Priority Date Filing Date
DE2524046A Expired DE2524046C2 (de) 1974-06-26 1975-05-30 Elektronische Datenverarbeitungsanlage

Country Status (7)

Country Link
US (1) US3943494A (enExample)
JP (1) JPS5314902B2 (enExample)
CA (1) CA1030268A (enExample)
DE (1) DE2524046C2 (enExample)
FR (1) FR2276640A1 (enExample)
GB (1) GB1493423A (enExample)
IT (1) IT1038111B (enExample)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7411989A (nl) * 1974-09-10 1976-03-12 Philips Nv Computersysteem met busstruktuur.
JPS5193138A (en) * 1975-02-12 1976-08-16 Johoshorisochini okeru kyotsujohono densohoshiki
US4001788A (en) * 1975-03-26 1977-01-04 Honeywell Information Systems, Inc. Pathfinder microprogram control system
GB1540923A (en) * 1975-12-01 1979-02-21 Intel Corp Programmable single chip mos computer
US4648064A (en) * 1976-01-02 1987-03-03 Morley Richard E Parallel process controller
US4085448A (en) * 1976-10-04 1978-04-18 International Business Machines Corporation Data communication bus structure
US4167781A (en) * 1976-10-12 1979-09-11 Fairchild Camera And Instrument Corporation Microprocessor system having a single central processing unit shared by a plurality of subsystems each having a memory
US4247893A (en) * 1977-01-03 1981-01-27 Motorola, Inc. Memory interface device with processing capability
US4201889A (en) * 1978-03-17 1980-05-06 International Telephone And Telegraph Distributed control digital switching system
US4199811A (en) * 1977-09-02 1980-04-22 Sperry Corporation Microprogrammable computer utilizing concurrently operating processors
US4149243A (en) * 1977-10-20 1979-04-10 International Business Machines Corporation Distributed control architecture with post and wait logic
US4272829A (en) * 1977-12-29 1981-06-09 Ncr Corporation Reconfigurable register and logic circuitry device for selective connection to external buses
GB2036392A (en) * 1978-04-21 1980-06-25 Ncr Co Computer system having enhancement circuitry for memory accessing
JPS55100129A (en) * 1979-01-26 1980-07-30 Osaka Gas Co Ltd Manufacture of multi-layered hose
US4310879A (en) * 1979-03-08 1982-01-12 Pandeya Arun K Parallel processor having central processor memory extension
US4574348A (en) * 1983-06-01 1986-03-04 The Boeing Company High speed digital signal processor architecture
DE3374238D1 (en) * 1983-07-08 1987-12-03 Ibm A synchronisation mechanism for a multiprocessing system
JPS60150159A (ja) * 1984-01-17 1985-08-07 Agency Of Ind Science & Technol 多重化処理方式
US4647818A (en) * 1984-04-16 1987-03-03 Sfe Technologies Nonthermionic hollow anode gas discharge electron beam source
US4740911A (en) * 1984-10-12 1988-04-26 Elxsi International Dynamically controlled interleaving
US4674036A (en) * 1984-11-23 1987-06-16 Gte Communication Systems Corporation Duplex controller synchronization circuit for processors which utilizes an address input
US5121488A (en) * 1986-06-12 1992-06-09 International Business Machines Corporation Sequence controller of an instruction processing unit for placing said unit in a ready, go, hold, or cancel state
US6035388A (en) * 1997-06-27 2000-03-07 Sandcraft, Inc. Method and apparatus for dual issue of program instructions to symmetric multifunctional execution units
US7441106B2 (en) 2004-07-02 2008-10-21 Seagate Technology Llc Distributed processing in a multiple processing unit environment
US8914615B2 (en) 2011-12-02 2014-12-16 Arm Limited Mapping same logical register specifier for different instruction sets with divergent association to architectural register file using common address format

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3370274A (en) * 1964-12-30 1968-02-20 Bell Telephone Labor Inc Data processor control utilizing tandem signal operations
US3462742A (en) * 1966-12-21 1969-08-19 Rca Corp Computer system adapted to be constructed of large integrated circuit arrays
US3470540A (en) * 1967-04-24 1969-09-30 Rca Corp Multiprocessing computer system with special instruction sequencing
US3537074A (en) * 1967-12-20 1970-10-27 Burroughs Corp Parallel operating array computer
FR1587572A (enExample) * 1968-10-25 1970-03-20
GB1312504A (en) * 1970-05-20 1973-04-04 Ibm Control unit for serial data storage apparatus
US3701113A (en) * 1971-08-13 1972-10-24 Digital Equipment Corp Analyzer for sequencer controller
US3786430A (en) * 1971-11-15 1974-01-15 Ibm Data processing system including a small auxiliary processor for overcoming the effects of faulty hardware
US3716843A (en) * 1971-12-08 1973-02-13 Sanders Associates Inc Modular signal processor
US3764995A (en) * 1971-12-21 1973-10-09 Prd Electronics Inc Programmable test systems
US3781823A (en) * 1972-07-28 1973-12-25 Bell Telephone Labor Inc Computer control unit capable of dynamically reinterpreting instructions

Also Published As

Publication number Publication date
IT1038111B (it) 1979-11-20
US3943494A (en) 1976-03-09
CA1030268A (en) 1978-04-25
FR2276640A1 (fr) 1976-01-23
FR2276640B1 (enExample) 1977-04-15
DE2524046A1 (de) 1976-01-15
JPS5314902B2 (enExample) 1978-05-20
GB1493423A (en) 1977-11-30
JPS513751A (enExample) 1976-01-13

Similar Documents

Publication Publication Date Title
DE2524046C2 (de) Elektronische Datenverarbeitungsanlage
DE1499722C2 (de) Einrichtung zur Modifizierung von Informationswörtern
DE2755273C2 (enExample)
DE2743060C2 (de) Digitalrechner mit Ein-Bit-Verarbeitungseinheit
DE69017178T2 (de) Datenverarbeitungssystem mit Vorrichtung zur Befehlskennzeichnung.
DE4035405C2 (enExample)
DE3424962C2 (enExample)
EP0097725B1 (de) Einrichtung im Befehlswerk eines mikroprogrammgesteuerten Prozessors zur direkten hardwaregesteuerten Ausführung bestimmter Instruktionen
DE2949375C2 (de) Datenbussystem für eine Datenverabeitungsanlage mit einer Gleitkommaeinheit in Pipeline-Struktur
DE2756768A1 (de) Mikroprozessor-architektur
DE2023354C2 (de) Datenverarbeitungsanlage mit einem Mikrobefehlsspeicher
DE2748991A1 (de) Einrichtung zur umsetzung von datenformaten
DE2910839A1 (de) Einrichtung zur ausfuehrung einer speziellen verzweigungsinstruktion
DE2714805A1 (de) Datenverarbeitungssystem
DE3121742C2 (de) Mikroprogramm-Steuereinrichtung
DE2532125C2 (de) Modularbaustein für Datenverarbeitungsanlagen
DE3856139T2 (de) Mikroprozessor
DE69231237T2 (de) Datenverarbeitungsvorrichtung
DE69823302T2 (de) Verfahren und Vorrichtung zum Verschieben von Daten
DE2364865A1 (de) Erweitertes speicheradressenbildungssystem eines digitalen rechnersystems
DE68926541T2 (de) Adressenmodifizierungsschaltung
DE2349253C3 (de) Rechnersystem
DE69324992T2 (de) Datenverarbeitungssystem und -verfahren zur Berechnung der Summe von Basis und Versatz
DE2801853A1 (de) Integrierte digitale datenverarbeitungseinrichtung
DE2164718A1 (de) Verfahren und Datenverarbeitungsanlage zur Steuerung einer Vielzahl von Eingabe/Ausgabe-Einheiten mittels einer Zentraleinheit

Legal Events

Date Code Title Description
OD Request for examination
D2 Grant after examination
8339 Ceased/non-payment of the annual fee